+ All Categories

Home > Documents > Interconnect and Packaging Chapter 2: Transmission Line Parameters

Interconnect and Packaging Chapter 2: Transmission Line Parameters

Date post:	11-Feb-2016
Category:	Documents
Upload:	tahlia
View:	93 times
Download:	0 times

Download Report this document

Share this document with a friend

Description:

Interconnect and Packaging Chapter 2: Transmission Line Parameters. Chung-Kuan Cheng UC San Diego. Outline. Causality Transmission Lines for Digital Applications Transmission Line Structures Time Domain Reflectometer LC Measurement Internal RL Analysis Proximity Effect PCB Properties - PowerPoint PPT Presentation

Embed Size (px):

Popular Tags:

wave propagation

roundwire internal rl

internal impedance of

time domain reflectometer

digital systems

properties of pcb materials

15

1 Interconnect and Packaging Chapter 2: Transmission Line Parameters Chung-Kuan Cheng UC San Diego

Transcript

Page 1: Interconnect and Packaging Chapter 2: Transmission Line Parameters

1

Interconnect and PackagingChapter 2: Transmission Line Parameters

Chung-Kuan ChengUC San Diego

Page 2: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Outline• Causality• Transmission Lines for Digital Applications• Transmission Line Structures• Time Domain Reflectometer • LC Measurement• Internal RL Analysis• Proximity Effect• PCB Properties• Slow Waves

2

Page 3: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Causality

3

Page 4: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Transmission Lines for Digital Systems

4

Page 5: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Transmission Line Structures

5

Page 6: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Time Domain Reflectometer TDR

6

Page 7: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Wave Propagation

7

Page 8: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Wave Propagation

8

Page 9: Interconnect and Packaging Chapter 2: Transmission Line Parameters

LC Measurement

9

Page 10: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Round-Wire Internal RL

10

Page 11: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Internal Impedance of Round-Wire

11

Page 12: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Proximity Effect

12

Page 13: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Proximity Effect via Eddy Current

13

Page 14: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Properties of PCB Materials

14

Page 15: Interconnect and Packaging Chapter 2: Transmission Line Parameters

Slow Wave Mode

15

Recommended

Encoding and Packaging - storage.googleapis.com · Ffmpeg parameters 14 HEVC Encoding Profiles 16 Example encoding syntax using ffmpeg 16 ... Widevine DRM - Encoding and Packaging

Advanced Packaging Interconnect Trends and Technology ... · K&S Interconnect Technology SymposiumK&S Interconnect Technology Symposium Drivers for Advanced Packaging Growth Mobile

FYS4260/FYS9260: Microsystems and Electronics … · FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect . Reliability and Failure Mechanisms. ... holds its electrons,

Interconnect, CMP, and Packaging Zheng Yangzyang/Teaching/20182019FallECE347/Dow… · Advanced BGA Chip Scale Pkg Local Density Interconnect. 4.5 cm. Multiple chips 4.5 cm. 2.0 cm

20140828 - WIPO-IPOS Seminar - Distributable · PDF file– Molded Interconnect Substrate (MIS) ... “Revolutionize the Semiconductor IC Packaging Industry with APS Innovations

SMP Interconnect Series...1 Carlisle Interconnect Technologies launched the SMP “push-on” connector product line two decades ago to facilitate dense packaging within RF/Microwave

Nano Packaging Technology for Interconnect and Heat ... · Nano Packaging Technology for Interconnect and Heat Dissipation June 2009 Newsletter #3 NANOPACK is a European large-scale

Interconnect Performance Modeling. Performance modeling Given an interconnect topology, routing, and other parameters, predict the interconnect performance.

Embedded Package Technologies Austin CTEA May … Package Technologies Austin CTEA May 2017 Mark Gerber ... Interconnect Evolution ... Packaging interconnect technology has evolved

Stack Die Packaging Interconnect Challenges - IEEEewh.ieee.org/soc/cpmt/presentations/cpmt0210b.pdf · Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi,

ISI - 3D & Advanced Packaging - ISI / Interconnect Systems · 2018-08-23 · 3D & Advanced Packaging WHAT IS NEXT LEVEL INTEGRATION? Next Level Integration blends high density packaging

Nanofiber Anisotropic Conductive Adhesives (ACAs) for Ultra Fine …npil.kaist.ac.kr/research/nanofiber.pdf · 2012-01-04 · Nano Packaging & Interconnect Lab. Limitation of conventional

Introduction to Fiber Optic Interconnect Technology and Packaging Fiber Optic …cdn.glenair.com/fiberoptics/pdf/m/fiber_optic_operation… · · 2017-07-04Cable Construction There

ISI - 3D & Advanced Packaging · 3D & Advanced Packaging 3D Substrate Stacking ISI designs and manufactures high -density z-axis interconnect to facilitate stacking of thin substrates

Thermal Management for Electronic Packaging · PDF fileCSE291: Interconnect and Packaging, UCSD, Winter 2006 Page 2 Outline Introduction Heat transfer theory Thermal resistance in

Advanced Packaging Interconnect Trends and Technology ...microbonds.com/docs_tech/AnalysisWireBondingflipChip.pdf · TechSearch International, Inc. K&S Interconnect Technology SymposiumK&S

Capabilities for Modular Electronicseislab.gatech.edu/projects/proam/19990617-atlanta/handouts/4b1... · AP210: Electronic Assembly, Interconnect and Packaging Design Technology Physical

From Interconnect to Innovation in the DoD Keynote - From... · From Interconnect to Innovation- 2 ... •The history of electronic packaging, and the unique needs and role of Defense