TE Miniproject Template 05102012

8/10/2019 TE Miniproject Template 05102012

1/22

A) Name of the Microcontroller Project

B) Name of the VHDL Project

A Report on Miniprojects Submitted for the requirement of

University of Mumbai

The practical work done during Semester-V in

Electronic Workshop - II(Electronics Engineering)

by

Name of the student1 (11EL2015)Name of the student2 (11EL2015)Name of the student3 (11EL2015)

Under the Guidance of

Prof. A. B. Naik

and

Prof. Vishal S Tambe

Department of Electronics EngineeringRamrao Adik Institute of Technology,

Sector 7, Nerul , Navi Mumbai(Affiliated to University of Mumbai)

July 2012


2/22

Ramrao Adik Education Societys

Ramrao Adik Institute of Technology(Affiliated to the University of Mumbai)

Dr. D. Y. Patil Vidyanagar,Sector 7, Nerul, Navi Mumbai 400 706.

Certificate

This to certify that Miniprojects entitled as

A) Name of the Microcontroller Project and


is a bonafide work done by

Name of the student1 (11EL2015)Name of the student2 (11EL2015)

Name of the student3 (11EL2015)

is approved for the practical work done during Semester-V in

Electronic Workshop - II(Electronics Engineering)

for the

University of Mumbai.

Project Guide 1 Project Guide 2

Head of Department

i


3/22

Certificate of Approval by Examiners

This is to certify that the submission entitled for the projects

A)Name of the Microcontroller Project

and


is a bonafide work done by Name of the student1, Name of the student2 andName of the student3under the guidance ofProf. A. B. NaikandProf. Vishal STambe. This project work has been approved for semester V inElectronic Workshop- II, University of Mumbai.

Examiners:

Internal Examiner: External Examiner:

ii


4/22

Acknowledgments

I am very glad to thank to my H.O.D. , Project guide Prof.A. B. Naik and Prof. Vishal

S Tambe for his encouragement and tremendous guidance. Here it is very special thank

feelings for my colleagues for their support and help. I have been fortunate to have received

many useful suggestions from my colleagues which have greatly improved the clarity of

my report. At the end Special Thanks to our Principal Dr. Ramesh Vasappanavara. I

would like to appreciate suggestions and criticisms about the report from the readers.


5/22

Abstract

A) Write abstract of your microcontroller project in maximum 100 words.

B) Write abstract of your VHDL report in maximum 100 words.

iv


6/22

List of Tables

1.1 Parameters of FO model ofZ2. . . . . . . . . . . . . . . . . . . . . . . . . 4

v


7/22

List of Figures

1.1 Pure Inductor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

vi


8/22

Contents

Abstract iv

List of Tables v

List of Figures vi

1 Introduction for Microcontroller project 11.1 Fractional-order Calculus (FOC) . . . . . . . . . . . . . . . . . . . . . . . . 2

2 Design of the Microcontroller project 52.1 Microcontroller IC Description . . . . . . . . . . . . . . . . . . . . . . . . . 52.2 Circuit Diagram Description . . . . . . . . . . . . . . . . . . . . . . . . . . 5

3 Implementation of the Microcontroller project 63.1 Hardware Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

3.1.1 Component List of the circuit . . . . . . . . . . . . . . . . . . . . . 63.1.2 Layout of the circuit . . . . . . . . . . . . . . . . . . . . . . . . . . 63.2 Software Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

3.2.1 Project Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

4 Results of the Microcontroller project 74.1 Simulation results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

5 Introduction for VHDL project 8

6 Design of the VHDL project 9

6.1 Circuit diagram and Block diagram description . . . . . . . . . . . . . . . 9

7 Implementation of the VHDL project 107.1 Hardware Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

7.1.1 Description of FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . 107.2 Software Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

7.2.1 Description of Xillinx and VHDL . . . . . . . . . . . . . . . . . . . 10

8 Results of the VHDL project 118.1 Simulation results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118.2 Synthesis results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

8.3 FPGA implementation results . . . . . . . . . . . . . . . . . . . . . . . . . 11

9 Conclusion 12

vii


9/22

Bibliography 13

viii


10/22

Chapter 1

Introduction for Microcontrollerproject

Analysis and synthesis of electrical bridges form an important part of many basic engi-

neering and science studies and research. The analysis of a bridges includes evaluation of

voltages and currents at the various arms in the bridge circuit under balance conditions,

whereas the synthesis basically deals with the design or construction of a bridge circuit

to get a desired output [2], [1].

A linear, bilateral network mainly consists of three basic elements, the resistor (R,

Ohms), the inductor (L, Henry), and the capacitor (C, Farads). Electrical networks

form a fundamental part of many equipments and gadgets. They can be thought as the

basic building blocks of the various advanced and complicated systems. In addition to

this, analysis of many realworld phenomena and engineering systems becomes easier and

tractable when expressed or represented in terms of equivalent circuit representations,

for example, equivalent circuit of a transformer, an induction motor ([?], [?]), electrical

bridges [2].

The Fractional-order Calculus (FOC) [?] was unexplored in engineering, because of

its inherent complexity, the apparent self-sufficiency of the Integer-order Calculus (IOC),

and the fact that it does not have a fully acceptable geometrical or physical interpre-

tation. Notwithstanding it represents more accurately some natural behavior related to

different areas of engineering, and now it is used as a promissory tool in bioengineer-

ing, viscoelasticity [?], electronics, robotics, control theory, and signal processing between

others.

In the latter years FOC attracted engineers attention, because it can describe the

behavior of real dynamical systems in compact expressions, taking into account nonlo-

1


11/22

cal characteristics like infinite memory. Some instance are thermal diffusion phenomenon,

botanical electrical impedances, model of love between humans, the relaxation of water

on a porous dyke whose damping ratio is independent of the mass of moving water, and

so forth. On the other hand, direction the behavior of a process with fractional-order

controllers would be an advantage, because the responses are not restricted to a sum

of exponential functions, therefore a wide range of responses neglected by integer- order

calculus would be approached.

1.1 Fractional-order Calculus (FOC)

The intuitive idea of FOC is as old as IOC, it can be observed from a letter written by

Leibniz to LHospital in 1695 [?]. It is a generalization of the IOC to a real or complex

order[?]. Formally the real order generalization is introduced as follows:

D =

d

dt >0

1 = 0

ta(d)


12/22

Jcf(t) = 1

()

c

t f()

(t )1 d, (1.2)

Derivative [?]:

Df(t) = dm

dtm

1

(m )

0

t f()

(t )+1md

, m Z+, m 1< m. (1.3)

(ii) Grunwald-Letnikov (GL) [?]:

Integral:

D = limh0

h(ta)/hm=0

(+ m)

m!() f(t mh), (1.4)

Derivative:

D = limh0

1

h

(ta)/hm=0

(1)m (+ 1)

m!( m + 1)f(t mh), (1.5)

(iii) Caputo:

In the last two centuries, besides previous definitions, several different fractional differation-

integral formulae have been proposed. But the scope of this article is to present those

definitions that could be useful from an engineering (read applicative) point of view. To

this purpose, the last definition of fractional derivative presented in this article is that

originally introduced by Caputo in 1967; i.e., the so-called Caputo Fractional Derivative

of order >0 (m 1< m, m is a positive integer)[?]:

Df(t) = 1

(m )

0

t fm()

(t )+1md, (1.6)

3


13/22

Figure 1.1: Pure Inductor.

Refer the Figure 1.1.

Table 1.1: Parameters of FO model ofZ2.

Sr. No. 2 L2 XL2 =2L2

1 0.1 0.02 0.0355

2 0.3 0.04 0.2245

3 0.5 0.06 1.0635

4 0.7 0.08 4.4781

5 0.9 0.1 17.6781

4


14/22

Chapter 2

Design of the Microcontroller project

2.1 Microcontroller IC Description

2.2 Circuit Diagram Description

5


15/22

Chapter 3

Implementation of the

Microcontroller project

3.1 Hardware Implementation

3.1.1 Component List of the circuit

3.1.2 Layout of the circuit

3.2 Software Implementation

3.2.1 Project Code

6


16/22

Chapter 4

Results of the Microcontroller

project

4.1 Simulation results

7


17/22

Chapter 5

Introduction for VHDL project

8


18/22

Chapter 6

Design of the VHDL project

6.1 Circuit diagram and Block diagram description

9


19/22

Chapter 7

Implementation of the VHDL

project

7.1 Hardware Implementation

7.1.1 Description of FPGA

7.2 Software Implementation

7.2.1 Description of Xillinx and VHDL

10


20/22

Chapter 8

Results of the VHDL project

8.1 Simulation results

8.2 Synthesis results

8.3 FPGA implementation results

11


21/22

Chapter 9

Conclusion

Write the conclusion of your project here in single paragraph.

12


22/22

Bibliography

[1] W. Ahmad, R. El-Khazali, and A. S. El-Wakil. Fractional-order Wien-bridge oscillator.

Electronics Letters, 37(18):11101112, 2001.

[2] Umesh Kumar. Fractional Wien bridge oscillator. Journal of Active and Passive

Electronic Devices, 5:9398, 2010.

Date post:	02-Jun-2018
Category:	Documents
Upload:	vikks117
View:	221 times
Download:	0 times

TE Miniproject Template 05102012

Documents