+ All Categories
Home > Documents > Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Date post: 11-Sep-2021
Category:
Upload: others
View: 5 times
Download: 0 times
Share this document with a friend
119
ACSP · Analog Circuits And Signal Processing Zhicheng Lin Pui-In Mak (Elvis) Rui Paulo Martins Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS
Transcript
Page 1: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

ACSP · Analog Circuits And Signal Processing

Zhicheng LinPui-In Mak (Elvis)Rui Paulo Martins

Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Page 2: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Analog Circuits and Signal Processing

Series editors

Mohammed Ismail, Dublin, USAMohamad Sawan, Montreal, Canada

Page 3: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

More information about this series at http://www.springer.com/series/7381

Page 4: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Zhicheng Lin • Pui-In Mak (Elvis)Rui Paulo Martins

Ultra-Low-Powerand Ultra-Low-CostShort-Range WirelessReceivers in NanoscaleCMOS

123

Page 5: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Zhicheng LinState-Key Laboratory of Analog andMixed-Signal VLSI and FST-ECE

University of MacauMacaoChina

Pui-In Mak (Elvis)State-Key Laboratory of Analog andMixed-Signal VLSI and FST-ECE

University of MacauMacaoChina

Rui Paulo MartinsState-Key Laboratory of Analog andMixed-Signal VLSI and FST-ECE

University of MacauMacaoChina

and

Instituto Superior TécnicoUniversidade de LisboaLisbonPortugal

ISSN 1872-082X ISSN 2197-1854 (electronic)Analog Circuits and Signal ProcessingISBN 978-3-319-21523-5 ISBN 978-3-319-21524-2 (eBook)DOI 10.1007/978-3-319-21524-2

Library of Congress Control Number: 2015944203

Springer Cham Heidelberg New York Dordrecht London© Springer International Publishing Switzerland 2016This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or partof the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations,recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmissionor information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilarmethodology now known or hereafter developed.The use of general descriptive names, registered names, trademarks, service marks, etc. in thispublication does not imply, even in the absence of a specific statement, that such names are exempt fromthe relevant protective laws and regulations and therefore free for general use.The publisher, the authors and the editors are safe to assume that the advice and information in thisbook are believed to be true and accurate at the date of publication. Neither the publisher nor theauthors or the editors give a warranty, express or implied, with respect to the material contained herein orfor any errors or omissions that may have been made.

Printed on acid-free paper

Springer International Publishing AG Switzerland is part of Springer Science+Business Media(www.springer.com)

Page 6: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

This book is dedicatedto our families

Page 7: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Preface

With the continued maturation of the Internet of things (IoT) for smart cities, a hugemarket has been opening up for short-range wireless communications, especiallyfor ubiquitous wireless sensor networks (WSNs). It is expected that by 2020, theIoT market will be close to hundreds of billion dollars (annually *16 billions).These WSNs consist of spatial distribution of highly autonomous short-range radiosto sense and collect the environmental data. The large number of units present in thenetwork relaxes the sensitivity of a single receiver but, at the same time, demandsultra-low-power (ULP) and ultra-low-cost (ULC) radio chips to increase the densityof elements and autonomous lifetime.

This book focuses on ULP and ULC receiver circuit techniques, and attempts toalleviate the trade-off between ULP and ULC. The rapid downscaling of CMOSoffers sufficiently high fT and low VT favoring the design of ULP wireless receiversby: (1) cascading of radio frequency (RF) and baseband (BB) circuits under anultra-low-voltage supply; (2) cascoding of RF and BB circuits in the current domainfor current reuse. Based on these observations, two receivers according to the IEEE802.15.4 (ZigBee/WPAN) standard have been designed, suitable for the worldwideavailable 2.4-GHz ISM band. Although current-reuse receivers can lead to powersavings, they normally demand a high supply voltage and are optimized for nar-rowband only. To surmount this, by processing the RF and BB signals in anorthogonal approach, the third design is a function-reuse wideband-tunable receiverfor sub-GHz multiple ISM bands. This is realized elegantly by employing anN-path passive mixer as the feedback path of the low-noise amplifier (LNA) toconcurrently amplify the RF (common mode) and BB (differential mode) signals.

The described ULP and ULC architectures constitute attractive solutions foremerging WSNs suitable for different ISM bands. We hope you will enjoy readingthis book.

Macao, China Zhicheng LinMay 2015 Pui-In Mak (Elvis)

Rui Paulo Martins

vii

Page 8: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Contents

1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11.1 Short-Range Wireless Communications . . . . . . . . . . . . . . . . . . . 1

1.1.1 The IEEE 802.15.4/ZigBee, IEEE 802.15.6and Bluetooth Low Energy ULP Standards . . . . . . . . . . . 2

1.2 Design Considerations for ULP and ULC Short-RangeWireless RXs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51.2.1 Power Supply (VDD) . . . . . . . . . . . . . . . . . . . . . . . . . . 51.2.2 Carrier Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61.2.3 NB Versus UWB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

1.3 Main Targets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71.4 Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2 Design and Implementation of Ultra-Low-Power ZigBee/WPANReceiver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132.1 Proposed “Split-LNTA + 50 % LO” Receiver . . . . . . . . . . . . . . 142.2 Comparison of “Split-LNTA + 50 % LO”

and “Single-LNTA + 25 % LO” Architectures . . . . . . . . . . . . . . 152.2.1 Gain. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.2.2 NF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182.2.3 IIP3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192.2.4 Current- and Voltage-Mode Operations. . . . . . . . . . . . . . 20

2.3 Circuit Techniques . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212.3.1 Impedance Up Conversion Matching . . . . . . . . . . . . . . . 212.3.2 Mixer-TIA Interface Biased for Impedance

Transfer Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222.3.3 RC-CR Network and VCO Co-Design . . . . . . . . . . . . . . 24

2.4 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 262.5 Conclusions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

ix

Page 9: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

3 A 2.4-GHz ZigBee Receiver Exploitingan RF-to-BB-Current-Reuse Blixer + Hybrid Filter Topologyin 65-nm CMOS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.2 Proposed Current-Reuse Receiver Architecture. . . . . . . . . . . . . . 353.3 Circuit Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

3.3.1 Wideband Input-Matching Network . . . . . . . . . . . . . . . . 373.3.2 Balun-LNA with Active Gain Boost and Partial

Noise Canceling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373.3.3 Double-Balanced Mixers Offering Output Balancing . . . . 393.3.4 Hybrid Filter 1st Half—Current-Mode Biquad

with IF Noise-Shaping . . . . . . . . . . . . . . . . . . . . . . . . . 403.3.5 Hybrid Filter 2nd Half—Complex-Pole Load. . . . . . . . . . 423.3.6 Current-Mirror VGA and RC-CR PPF . . . . . . . . . . . . . . 423.3.7 VCO, Dividers and LO Buffers . . . . . . . . . . . . . . . . . . . 45

3.4 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 473.5 Conclusions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Appendix A: S11 ≤ 10 dB Bandwidth Versus the Q Factor (Qn)of the Input-Matching Network (Fig. 3.4a) . . . . . . . . . . . . . . . . . . . . 52Appendix B: NF of the Balun-LNA Versus the Gain (Gm,CS)of the CS Branch with AGB (Fig. 3.4a). . . . . . . . . . . . . . . . . . . . . . . 53References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

4 Analysis and Modeling of a Gain-Boosted N-PathSwitched-Capacitor Bandpass Filter . . . . . . . . . . . . . . . . . . . . . . . 574.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 574.2 GB-BPF Using an Ideal RLC Model . . . . . . . . . . . . . . . . . . . . 58

4.2.1 RF Filtering at Vi and Vo . . . . . . . . . . . . . . . . . . . . . . . 594.2.2 –3-dB Bandwidth at Vi and Vo . . . . . . . . . . . . . . . . . . . 614.2.3 Derivation of the Rp-Lp-Cp Model

Using the LPTV Analysis . . . . . . . . . . . . . . . . . . . . . . . 634.3 Harmonic Selectivity, Harmonic Folding and Noise . . . . . . . . . . 67

4.3.1 Harmonic Selectivity and Harmonic Folding . . . . . . . . . . 674.3.2 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 694.3.3 Intuitive Equivalent Circuit Model . . . . . . . . . . . . . . . . . 73

4.4 Design Example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 754.5 Conclusions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76Appendix A: The Derivation of Eq. (4.18) . . . . . . . . . . . . . . . . . . . . 77Appendix B: The Derivation of Lp and Cp . . . . . . . . . . . . . . . . . . . . 78References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

x Contents

Page 10: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

5 A Sub-GHz Multi-ISM-Band ZigBee ReceiverUsing Function-Reuse and Gain-Boosted N-Path Techniquesfor IoT Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 815.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 815.2 ULP Techniques: Current Reuse, ULV and Proposed

Function Reuse + Gain-Boosted N-Path SC Network . . . . . . . . . 835.3 Gain-Boosted N-Path SC Networks . . . . . . . . . . . . . . . . . . . . . 83

5.3.1 N-Path Tunable Receiver . . . . . . . . . . . . . . . . . . . . . . . 835.3.2 AC-Coupled N-Path Tunable Receiver . . . . . . . . . . . . . . 895.3.3 Function-Reuse Receiver Embedding a Gain-Boosted

N-Path SC Network . . . . . . . . . . . . . . . . . . . . . . . . . . . 915.4 Low-Voltage Current-Reuse VCO-Filter . . . . . . . . . . . . . . . . . . 945.5 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 955.6 Conclusions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99Appendix A: Output-Noise PSD at BB for the N-PathTunable Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99Appendix B: Derivation and Modeling of BB Gain and Output Noisefor the Function-Reuse Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . 100References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102

6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1056.1 General Conclusions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1056.2 Suggestions for Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . 107

Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109

Contents xi

Page 11: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Abbreviations

BB BasebandBlixer Balun-LNA-I/Q-MixerBPF Bandpass FilterBUF BufferBW BandwidthCG Common GateCMOS Complementary Metal–Oxide–SemiconductorCoB Chip-on-BoardCS Common SourceDBM Double-Balanced MixerDCB Differential Current BalancerDSB Double SidebandGB Gain-BoostedIB In-BandIF Intermediate FrequencyIIP3 Input-Referred Third Order Interception PointIM3 Third-Order IntermodulationIoT Internet of ThingsIRR Image Rejection RatioISM Industrial, Scientific and MedicalI/Q In-Phase/Quadrature-PhaseLMV LNA-Mixers-VCOLNTA Low-Noise Transconductance AmplifierLO Local OscillatorLPF Lowpass FilterLPTV Linear Periodically Time-VariantNB NarrowbandNF Noise FigureNTF Noise Transfer FunctionOB Out-of-BandPCB Printed Circuit Board

xiii

Page 12: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

PSD Power Spectral DensityRF Radio FrequencyRX ReceiverSC Switched CapacitorSFDR Spurious-Free Dynamic RangeSSB Single SidebandSTF Signal Transfer FunctionTIA Transimpedance AmplifierULC Ultra-Low CostULP Ultra-Low PowerULV Ultra-Low VoltageUWB Ultra-Wide-BandVCO Voltage Controlled OscillatorVGA Variable-Gain AmplifierWPAN Wireless Personal Area NetworkWSN Wireless Sensor Networks

xiv Abbreviations

Page 13: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 1Introduction

The immense scope of Internet of Things (IoT) potentiates huge market opportu-nities for short-range wireless connectivity. To achieve this, it is highly desirable touse ultra-low-power (ULP) and ultra-low-cost (ULC) short-range radios.Nevertheless, ULP and ULC are a fundamental trade-off between each other. Thisbook attempts to develop advanced circuit techniques alleviating or decouplingsuch trade-off, especially in the design of RF and analog front-ends. In Sect. 1.1, abrief definition of short-range wireless communications is presented. Severalshort-range wireless standards are studied. Section 1.2 discusses the system-leveldesign considerations of ULP and ULC short-range wireless receivers (RXs),including the supply voltage, carrier frequency and signal bandwidth.

1.1 Short-Range Wireless Communications

Here, short-range communication systems are categorized according to differentscenarios, technologies and requirements. Although there is no formal definition ofsuch short-range systems, they can always be classified according to their targetedcoverage ranges [1]. According to [1, 2], short-range wireless communications aredefined as the systems providing wireless connectivity within a local sphere ofinteraction. It involves transfer of information from millimeters to a few hundredsof meters. According to the operating range, a convenient way to classifyshort-range operation is shown in Fig. 1.1. It includes Near Field Communications(NFC) for very close connectivity (range in the order of millimeters to centimeters),Radio Frequency Identification (RFID) ranging from centimeters up to a fewhundred meters, Wireless Body Area Networks (WBAN) providing wireless accessin the close vicinity of a person, a few meters typically, Wireless Personal AreaNetworks (WPAN) serving users in their surroundings of up to ten meters orsimilar, Wireless Local Area Networks (WLAN), provide local connectivity forindoor scenario covering typically up to hundred meters around the access point,Bluetooth Low Energy (BLE) for mobile phones, personal computers, watches etc.and Wireless Sensor Networks (WSN), reaching even further [1].

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_1

1

Page 14: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

All aforesaid short-range wireless communication systems have their ownspecifications such as data throughput, power consumption and operation range tomeet the requirements of different applications. As a result, different preferredfrequency bands are defined, required bandwidth, and transmitted power. A numberof short-range wireless communication standards have been developed in the lastdecade, and even more in recent years, to cover all possible short-range applica-tions. Here, three popular short-range wireless standards for ULP applications arereviewed.

1.1.1 The IEEE 802.15.4/ZigBee, IEEE 802.15.6and Bluetooth Low Energy ULP Standards

Applications such as wireless health/fitness sensors, smart tags, home/office auto-mation and low-duty-cycle machine-to-machine M2M communications etc., requireULP and ULC radios. When compared with the Bluetooth (Version 1), EnhancedData Rate Bluetooth (EDR: Version 2) and IEEE 802.15.3 (HR-WPAN), the IEEE802.15.4/ZigBee, IEEE 802.15.6 and Bluetooth Low Energy (BLE) Standardsexhibit much lower peak power and average power consumption, which renderthem more suitable for ULP applications. Their features are briefly described next.For more details, the readers are referred to [3–12].

The IEEE 802.15.4/ZigBee Standard—The IEEE 802.15.4/ZigBee(LR-WPAN) emerged in the end of 2000 and was completely released in 2003.It is a low-rate WPAN (LR-WPAN) standard optimized for low data rate andlow-power applications. The IEEE 802.15.4 defines the Physical (PHY) layer andMedia Access Control (MAC) layer. It is tailored to operate at a very low duty cycle(<1 %) for low power consumption and covers three different frequency bands.While for the upper network layers, they are defined and supported by ZigBeealliance. For ZigBee, its routing protocol is designed to run over 802.15.4 [3]. For

NFC

10-2 10310210110010-1

Range m

Passive RFID active

WPAN

WBAN

WLAN

WSN

BLE

Fig. 1.1 Short-range communication systems and their operation ranges

2 1 Introduction

Page 15: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

the three bands supported by IEEE 802.15.4/ZigBee, the first band is located at868 MHz with only one channel. It supports 20 kbps bit rate using binaryphase-shift keying (BPSK) modulation. This band is adopted in Europe only. Thesecond band is located at 915 MHz. It has 10 channels, each of which supports 40kbps using BPSK modulation. This band is adopted in North America, Australia,New Zealand, and some countries in South America [4]. The third frequency bandis located at 2.4 GHz, it has a total of 16 channels with 250 kbps each. Unlike theprevious two bands, the third band exploits offset quadrature phase-shift keying(OQPSK) with half sine-wave shaping as its modulation scheme. This results in aminimum-shift keying (MSK) signal. Its unlicensed frequency allocation is avail-able worldwide [5]. Beyond these three bands, the IEEE 802.15.4c study groupconsidered newly opened 314–316, 430–434, and 779–787 MHz bands to beadopted in China, while the IEEE 802.15 Task Group 4d defined an amendment tothe standard version of 802.15.4-2006 to support the new 950–956 MHz band inJapan. First standard amendments by these groups have been released in April2009.

IEEE 802.15.6 Standard—The IEEE 802.15.6 working group was formed in2008 to develop an international standard for short-range (i.e., human body range),low power and highly reliable wireless communications for use in the closeproximity to, or inside, the human body. The resulting standard IEEE 802.15.6 forWBAN was ratified in February 2012 [6]. It defines new PHY and MAC layers.The defined three PHY layers are [7, 8]: (1) narrow band (NB) PHY, which isoptimized for ULP WBAN applications. It utilizes differential binary phase-shiftkeying (DBPSK), differential quadrature phase-shift keying (DQPSK), and differ-ential 8-phase-shift keying (D8PSK) modulation techniques, except 420–450 MHzwhich uses the Gaussian minimum-shift keying (GMSK) technique; (2) ultra wideband (UWB) PHY, for higher data rate entertainment applications. It operates intwo frequency bands: low and high bands. Each band is sub-divided into channels,all of them characterized by a bandwidth of 499.2 MHz; (3) human body com-munications (HBC) PHY, which utilizes the human body as the channel. HBC PHYoperates in two frequency bands centered at 16 and 27 MHz, with a bandwidth of4 MHz.

Bluetooth Low Energy (BLE)—BLE is a prospective short-range wirelessspecification that appeared in the market, having been ratified at the end of 2009.Although written by the Bluetooth Special Interest Group, it is a fundamentallydifferent radio standard from the Bluetooth (Version 1), Enhanced Data RateBluetooth (EDR: Version 2), both in terms of how it works and the applications itwill enable. By itself, BLE is a completely new radio and protocol stack. It wasadopted towards the backend of 2010 [9].

BLE supports 40 channels in the 2.4 GHz band, each of which is 2 MHz wide. Itis based on Gaussian frequency-shift keying (GFSK) for modulation with an indexof 0.5, which relaxes and helps to increase the operating range when compared withBluetooth EDR. The overall radio-frequency (RF) specification is similar to that ofother ULP proprietary radios.

1.1 Short-Range Wireless Communications 3

Page 16: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The basic tenets of BLE for low power consumption are summarized as follows[9]: (1) it exploits small packet size standards for intermittent events, thus, it doesnot efficiently transfer large amounts of data; (2) it uses an autonomous controller toextract as much as possible from the devices, allowing them to stay asleep forpower savings; (3) low duty-cycle operation and small latency are adopted andoptimized to lower the power consumption; (4) at the two ends of the link, the slaveand master devices are asymmetric, which allows the use of very simple low-powerdevices.

In summary, when compared with IEEE 802.15.6, BLE has a modest advantagein terms of power consumption for episodic data transmission and market pene-tration. For the former, it is partly due to its simpler-to-implement amplitudemodulation (AM) free GFSK modulation. While for the later, it is primarily due tothe huge success of Bluetooth in the mobile platforms. Yet, the PHY of IEEE802.15.6 has specific advantages over BLE in medical WBANS: (1) it can utilizemultiple frequency bands, e.g. the sub-GHz industrial, scientific and medical(ISM) bands, while BLE only works in 2.4 GHz ISM band, in particular the quietmedical body area networks (MBANs) spectrum allocated to medical devices onlyin the U.S. from 2.36 to 2.4 GHz; (2) it has more RF channels available; (3) it hassignificant higher data throughput and better range/link budget at the same outputpower and data rate [8].

The differences between BLE and ZigBee are: (1) from the market perspective,ZigBee is more mature and has gone through some iterations with market mind-share. Regrettably, it does not have as many shipments as Bluetooth [10]; (2) fromthe network perspective, BLE is designed for ULP PAN/BAN (Personal AreaNetwork/Body Area Network), with a simple star network topology. Differently,ZigBee is more for low-power LAN (Local Area Network), supporting mesh net-working. Thus, ZigBee can cover a large network area with flexible routing, makingit suitable for relatively stationary networks [11, 12]; (3) from power consumptionperspective, BLE uses a synchronous connection, which implies that both masterand slave wake up synchronously. This helps lowering the power on both sides.ZigBee, however, is based on an asynchronous scheme, meaning that the routersstay awake all the time and thus its power is relatively high. The end-nodes canwake up at any time to send their data for power savings.

Overall, the above three standards have their pros and cons. To best-suit themarket and applications, multi-standard ULP TRXs seems more prospective for thefuture. The dual-mode MBAN/BLE TRX in [8] is an example. It achieves a powerconsumption of 6.5 mW in RX and 5.9 mW in TX. Another example [13] is theBLE/ZigBee/IEEE 802.15.6 for personal/body-area network that supports threemodes. It consumes 3.8 mW in RX and 5.4/4.6 mW in TX. For the RX path, bothwork in the 2.4 GHz ISM band and are shared between different modes. The RXspecifications such as NF, IIP3 and IRR are similar for different modes. Thus, thisbook will focus on the RX-path circuit techniques and will target only the ZigBeeas the reference standard for demonstration.

4 1 Introduction

Page 17: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

1.2 Design Considerations for ULP and ULC Short-RangeWireless RXs

Here, the supply voltage, the carrier frequency and the selection of narrow band(NB) versus ultra-wide-band (UWB) will be considered.

1.2.1 Power Supply (VDD)

Short-range TRXs should run preferably from a tiny battery, thus sub-2V supplyvoltages are highly desired. Radio TRXs that work down to 1.2 V allow additionalflexibility in sensors’ design and reduce the power management constraints [14].Besides, low peak current consumption and VDD also benefit wireless sensors thatrun from harvested energy sources which will enhance flexibility, simplify thedesign and extend the applications. For example, on-chip solar cells only canprovide an output voltage between 200 and 900 mV, while thermoelectric gener-ators exhibit an even lower supply voltage (50–300 mV) [15]. Although boostconverters can be employed to boost up the output voltage, their efficiency islimited. For example, the peak efficiency of the boost converters in [16–19] has amaximum of 75 % only. The minimum input voltage range is from 20 to 330 mV.Besides, a low peak current consumption will benefit the design of power man-agement circuitry. Furthermore, radio operating at higher voltage is only requiredwhen a higher output power is entailed. This is not the case for short-rangeapplications, as the output power rarely exceeds 0 dBm. Thus, low supply voltage isrevealed as a simple way to reduce the power consumption at the system level.There are many RXs/TRXs [20–22] that were designed in this way, and theircorresponding techniques will be reviewed in Chap. 2–5.

In a low VDD design, however, due to the limited dynamic range, for the givenparameters such as third-order intercept point (IIP3), noise-figure (NF), gain etc.,the current should be larger than that with a high VDD. For example, for the givenNF requirement, the current-reuse P-type metal-oxide-semiconductor (PMOS) andN-type metal-oxide-semiconductor (NMOS) self-biased amplifier with a VDD of1 V consumes half of the current of a single NMOS (or PMOS) withoutcurrent-reuse and with a VDD of 0.5 V. This constraint is even tighter if a small chiparea and/or no/limited external components are imposed for ULC purposes. As anexample, inductors can help to boost the speed and bias the circuit with lowervoltage headroom consumption and noise. If they must be avoided for area savings,only resistors or transistors can be adopted. This imposes a hard trade-off with IIP3,NF and bandwidth (BW). Thus, to balance the supply voltage, current, area andexternal components with the key performance metrics (NF and out-of-band(OB) IIP3), effective circuit innovations for the RX design are highly demanded.

1.2 Design Considerations for ULP and ULC Short-Range Wireless RXs 5

Page 18: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

1.2.2 Carrier Frequency

The 2.4 GHz ISM band is available worldwide. For the sub-GHz ISM bands, theyare composed by a number of bands for different countries. Thus, a radio eithersupports the single 2.4 GHz ISM band or the sub-GHz multi-ISM band of interest.The factors to be considered can be listed as follows:

Range and signal lost—As an electromagnetic wave (i.e. the radio wave)propagates through space, it will be attenuated or weakened in terms of signalpower, this is commonly known as path loss. This can be induced by reflection,diffraction or absorption etc., and it can be calculated using the formula [23, 24]

L ¼ 10n log10 dð Þ þ C ð1:1Þ

where L is the path loss in decibels, n is the path loss exponent, d is the distancebetween the transmitter and the receiver and C is a constant which accounts forsystem losses. Here, n accounts for the influence of different environments for pathloss. For example, in the free space, n = 2 while for some indoor environments, itcan increase to a value from 4 to 6. Thus, in highly congested environments, the2.4 GHz transmission can weaken rapidly, which adversely affects signal quality.To quantify the influence of frequency on path loss, we can use the simplified Friistransmission equation [23, 24]

L ¼ 20log104pdk

� �ð1:2Þ

where L is the path loss in decibels, λ is the wavelength and d the trans-mitter-receiver distance. Obviously, the path loss increases with frequency. Hence,the 2.4 GHz signal should weaken faster than others in the sub-GHz range. As anexample, it can be calculated that the path loss at 2.4 GHz is 8.5 dB higher than thatat 900 MHz. This translates into a 2.67 times longer range for a 900 MHz radio.Since the range approximately doubles with every 6 dB increase in power (fromEq. (1.1) for free space), a 2.4 GHz solution will need an increment of powerbudget (by 8.5 dB), in order to match the range of a 900 MHz radio. Besides, in ahuman environment like in WBAN applications, biological tissues absorb RFenergy as a function of frequency. Lower frequencies can penetrate the body easilywithout being absorbed, meaning a better RF link or less power consumption for asub-GHz link when compared to 2.4 GHz [25].

Interference—The 2.4 GHz ISM band has a high chance to come acrossinterferences as discussed in Sect. 1.1 due to the co-existence in this band of manywireless standards, which will reduce the communication reliability. As an exam-ple, the IEEE 802.11 (WiFi) can transmit an output power 10–100 times higher thanthe ZigBee. Signals from Bluetooth-enabled computer, cell phone peripherals andmicrowave ovens can also be considered as “jammers” for BLE and IEEE802.15.6/WBAN, which have a much lower output power. Sub-GHz ISM bands are

6 1 Introduction

Page 19: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

mostly used for proprietary low-duty-cycle links and are not as likely to interferewith each other. A quieter spectrum means easier transmissions and fewer retries,which is more efficient to save the battery power.

Antenna size—Range, low interference and low power consumption are thebasic advantages of sub-GHz applications over its 2.4 GHz counterpart. One dis-advantage of sub-GHz operation is the larger antenna size since many antenna typesare designed to be resonant at their intended operation frequency. The advantage ofan antenna at resonance is that it presents a pure resistance to the feed line thatconnects to the transmitter or receiver [26]. While off resonance it will present areactance, such as a capacitance or an inductance, influencing input impedancematching and the maximum power transfer. Since the antenna size is inverselyproportional to the frequency, a small node size would have the highest priority,being the 2.4 GHz more appropriate.

1.2.3 NB Versus UWB

Narrow-band ULP TRXs are usually operated in the 2.4 GHz or sub-GHz ISMbands and implemented according to well-known standards such as ZigBee [22,27–29], Bluetooth low energy [8, 13–31] or IEEE 802.15.6 [8, 13, 25]. They aretolerant to interference, and hence inter-operability is possible with other servicesdue to the complex baseband channel-selection filter. Moreover, such TRXs canconnect easily to the existing handheld terminals, providing a second dimension ofautonomy, apart from the battery lifetime. Additionally, the link layer, such as BLE,supports advanced encryption standard (AES) and key exchange algorithms toprotect the highly sensitive personal data from unauthorized access.

Wide-band super-regenerative receivers [32–36] are promising in terms of powerconsumption. Yet, they occupy a much larger bandwidth than absolutely necessaryfor their respective data rates and are prone to interference. On the other hand, theimpulse-radio ultra wide-band (IR-UWB) transceivers transmit extremely short RFpulses, and hence occupy a larger bandwidth, in the order of several GHz [37–45].Both super-regenerative receivers and IR-UWB provide a low to moderate linkbudget.

1.3 Main Targets

Typically, the power budget of short-range wireless systems is dominated by thewireless link. Hence many efforts have been directed toward the implementation ofpower efficient TRXs in the last decade [11]. Unlike the designs in [32–47], whereproprietary wireless are employed to achieve power efficiency for energy-per-bitwith less spectral inefficiency, the objective of this book is to reduce the powerconsumption for NB receivers (see Sect. 1.2.3), with 802.15.4/ZigBee as the

1.2 Design Considerations for ULP and ULC Short-Range Wireless RXs 7

Page 20: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

reference standard (see Sect. 1.1). The methodology to reduce the power con-sumption is focused on the design and optimization at the circuit level. Also, lowcost is an important factor when designing short-range systems. For the specifi-cations imposed by this standard, like the blocking requirements, operation fre-quency and sensitivity requirements, etc., which have been well studied in [27, 28],in this book those specifications are followed and there will be a special focus,simultaneously, on ULP and ULC implementation. A special attention is paid to asingle low-VDD design in Chap. 5 in order to incorporate it with future alternativeharvesting energy sources. Two target ISM bands were implemented, one for 2.4 GHz and another for sub-GHz multi-bands. A detailed overview ofstate-of-the-art solutions will be given in Chaps. 2−5. It is noteworthy to emphasizethat the techniques proposed are not limited to narrowband RXs design, becausemost of them are promising for wideband and high performance RXs.

1.4 Organization

The book is organized as follows:

1. Chapter 2 will present the design of a 2.4 GHz ZigBee RX using the typicalcascade architecture. The selection of this architecture is supported by thedetailed analysis of the key RX’s metrics. New circuit techniques are thenproposed to implement such architecture. The RX [48] exhibits a measuredcomparable performance with respect to the state-of-the-art.

2. Unlike the cascade architecture in Chap. 2, Chap. 3 describes a new extensivecurrent-reuse architecture that reuses most of the current from RF-to-baseband.A 3rd-order channel selection is realized in the current domain before signalamplification. This architecture achieves high OB-IIP3, high and robust imagerejection ratio (IRR), small area and low-power with zero external components.To verify the concept, a 2.4 GHz ZigBee RXs was implemented in a 65 nmcomplementary metal-oxide-semiconductor (CMOS) technology [49, 50].

3. In Chap. 4, a novel local-oscillator (LO)-defined N-path gain-boosted bandpassfilter (GB-BPF) is studied as the core technique of the function-reuse RX thatwill be described in Chap. 5. Both the power and area efficiencies are improvedwhen compared with the traditional passive N-path filter. A design example of4-path LO tunable GB-BPF will be given [51].

4. Unlike the current-reuse RX as in Chap. 3, Chap. 5 describes a function-reuseRX for sub-GHz multi-ISM-band ZigBee applications. This architectureachieves small area, very low supply voltage and multi-band LO tunablematching with zero external components. To demonstrate the idea, the RX wasimplemented in 65 nm CMOS [52, 53].

5. Chapter 6 will present the conclusions of this book, highlighting the mostimportant contributions. Also, an outlook to possible future work will be given.

8 1 Introduction

Page 21: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

References

1. R. Kraemer, M.D. Katz, Short-Range, Wireless Communications Emerging Technologies andApplications (Wiley, United Kingdom, 2009)

2. Wireless World Research Forum, http://www.wireless-world-research.org3. IEEE Std 802.15.4. New York: IEEE (2003)4. J.A. Gutiérrez, E.H. Callaway, R.L. Barrett, Low-rate Wireless Personal Area Networks

(IEEE, New York, 2004)5. F. Abdel-Latif, E.A. Hussiec, Ultra Low Power IEEE 802.15.4/ZigBee Compliant

Transceiver, Ph.D. thesis, Texas A&M University, Dec 20096. IEEE Standard for Local and Metropolitan Area Networks—Part 15.6: Wireless Body Area

Networks, IEEE 802 LAN/MAN Standards Committee, 6 Feb 20127. K.S. Kwak, S. Ullah, N. Ullah, An overview of IEEE 802.15.6 standard, in Proceedings 3rd

International Symposium on Applied Sciences in Biomedical and CommunicationTechnologies (ISABEL), Nov 2010

8. A. Wang, M. Dawkins, G. Devita et al., A 1 V 5 mA multimode IEEE 802.15.6/bluetoothlow-energy WBAN transceiver for biotelemetry applications. IEEE J. Solid-State Circ. 48(1),186–198 (2010)

9. N. Hunn, WiFore Consulting, Essentials of Short-Range Wireless (Cambridge UniversityPress, Cambridge, 2010)

10. J. Decuir, Standards Architect, Bluetooth 4.0: Low Energy, CSR plc, 201011. http://e2e.ti.com/blogs_/b/connecting_wirelessly/archive/2010/03/09/bluetooth-low-energy-

versus-zigbee.aspx12. ZigBee Compared with Bluetooth Low Energy. Green Peak Technologies13. Y. Liu, X. Huang, M. Vidojkovic, et al., A 1.9 nJ/b 2.4 GHz multistandard (bluetooth low

energy/Zigbee/IEEE802.15.6) transceiver for personal/body-area networks. ISSCC Dig. Tech.Papers, pp. 446–447, Feb 2013

14. R. Rajan, Ultra-Low Power Short-Range Radio Transceiver, Microsemi Corporation, May2012

15. S. Bandyopadhyay, A. Chandrakasan, Platform architecture for solar, thermal and vibrationenergy combining with MPPT and single inductor, in Proceedings of the Symposium on VLSIcircuits, pp. 238–239, June 2011

16. E. Carlson, K. Strunz, B. Otis, A 20 mV input boost converter with efficient digital control forthermoelectric energy harvesting. IEEE J. Solid-State Circ. 45(4), 741–750 (2010)

17. Y.-C. Shih, B. Otis, An inductorless dc-dc converter for energy harvesting with a 1.2 Wbandgap-referenced output controller. IEEE Trans. Circuits Syst. II, Exp. Briefs 58(12),832–836 (2011)

18. K. Kadirvel, Y. Ramadass, U. Lyles, et al., A 330 nA energy harvesting charger with batterymanagement for solar and thermoelectric energy harvesting. ISSCC Dig. Tech. Papers,pp. 106–108, Feb 2012

19. J.-P. Im, S.-W. Wang, K.-H. Lee, et al., A 40 mV transformer reuse self-startup boostconverter with MPPT control for thermoelectric energy harvesting. ISSCC Dig. Tech. Papers,pp. 104–106, Feb 2012

20. F. Zhang, Y. Miyahara, B. Otis, Design of a 300 mV 2.4 GHz receiver usingtransformer-coupled techniques. IEEE J. Solid-State Circ. 48(12), 3190–3205 (2013)

21. B. Cook, A. Berny, A. Molnar et al., Low-power 2.4 GHz transceiver with passive RXfront-end and 400 mV supply. IEEE J. Solid-State Circ. 41(12), 2757–2766 (2006)

22. A. Balankutty, S.-A. Yu, Y. Feng, P. Kinget, A 0.6 V zero-IF/low-IF receiver with integratedfractional-N synthesizer for 2.4 GHz ISM-band applications. IEEE J. Solid-State Circ. 45(3),538–553 (2010)

23. T.S. Rappaport, Wireless communications principles and practices (Prentice-Hall, NewJersey, 2002)

24. J.S. Seybold, Introduction to RF propagation (Wiley, Hoboken, 2005)

References 9

Page 22: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

25. J. Bae, K. Song, H. Lee et al., A 0.24 nJ/b wireless body-area-network transceiver withscalable double-FSK modulation. IEEE J. Solid-State Circ. 47(1), 310–321 (2012)

26. R.S. Elliott, Antenna Theory and Design, Revised edn. (Wiley, New York, 2003)27. A. Liscidini, M. Tedeschi, R. Castello, Low-power quadrature receivers for ZigBee (IEEE

802.15.4) applications. IEEE J. Solid-State Circ. 45, 1710–1719 (2010)28. W. Kluge, F. Poegel, H. Roller et al., A fully integrated 2.4 GHz IEEE 802.15.4-compliant

transceiver for ZigBee TM applications. IEEE J. Solid-State Circ. 41, 2767–2775 (2006)29. M. Camus, B. Butaye, L. Garcia et al., A 5.4 mW 0.07 mm2 2.4 GHz front-end receiver in

90 nm CMOS for IEEE 802.15.4 WPAN stand. IEEE J. Solid-State Circ. 43, 1372–1383(2008)

30. J. Masuch, M. Delgado-Restituto, A 1.1 mW-RX—81.4 dBm sensitivity CMOS transceiverfor bluetooth low energy. IEEE Trans. Microw. Theor. Tech. 61(4), 1660–1674 (2013)

31. M. Contaldo, B. Baneriee, D. Ruffieux et al., A 2.4 GHz BAW-based transceiver for wirelessbody area networks. IEEE Trans. Biomed. Circ. Syst. 4(6), 391–399 (2010)

32. J. Ayers, N. Panitantum, K. Mayaram, et al., A 2.4 GHz wireless transceiver with 0.95 nJ/blink energy for multi-hop battery-free wireless sensor networks, in Proceedings of theSymposium on VLSI Circuits, pp. 29–30, June 2010

33. B. Otis, Y. Chee, J. Rabaey, A 400 µW-RX, 1.6 mW-TX super—regenerative transceiver forwireless sensor networks. ISSCC Dig. Tech. Pap. 1, 396–606 (2005)

34. P. Popplewell, V. Karam, A. Shamim et al., A 5.2 GHz BFSK transceiver usinginjection-locking and an on-chip antenna. IEEE J. Solid-State Circ. 43(4), 981–990 (2008)

35. M. Vidojkovic, X. Huang, P. Harpe et al., A 2.4 GHz ULP OOK single-chip transceiver forhealthcare applications. IEEE Trans. Biomed. Circ. Syst. 5(6), 523–534 (2011)

36. A. Zahabi, M. Anis, M. Ortmanns, 3.1 GHz–3.8 GHz integrated transmission linesuper-regeneration amplifier with degenerative quenching technique for impulse-FM-UWBtransceiver, in Proceedings of European Solid-State Circuits Conference, pp. 387–390, Sept2011

37. M. Anis, R. Tielert, N. When, A 10 Mb/s 2.6 mW 6-to-10 GHz UWB impulse transceiver. inProceedings of IEEE International Conference on Ultra-Wideband (ICUWB), vol. 1,pp. 129–132, Sept 2008

38. M. Crepaldi, L. Chen, J. Fernandes et al., An ultra-wideband impulse-radio transceiver chipsetusing synchronized-OOK modulation. IEEE J. Solid-State Circ. 46(10), 2284–2299 (2011)

39. R.K. Dokania, X. Wang, S. Tallur et al., A low power impulse radio design forbody-area-networks. IEEE Trans. Circ. Syst. I, Reg. Pap. 58(7), 1458–1469 (2011)

40. S. Gambini, J. Crossley, E. Alon et al., A fully integrated, 290 pJ/bit UWB dual-modetransceiver for cm-range wireless interconnects. IEEE J. Solid-State Circ. 47(3), 586–598(2012)

41. S. Solda, M. Caruso, A. Bevilacqua et al., A 5 Mb/s UWB-IR Transceiver front-end forwireless sensor networks in 0.13 µm CMOS. IEEE J. Solid-State Circ. 46(7), 1636–1647(2011)

42. X. Wang, Y. Yikun, B. Busze, et al., A meter-range UWB transceiver chipset foraround-the-head audio streaming. ISSCC Tech. Papers, pp. 450–452, Feb 2012

43. D.D. Wentzloff, F.S. Lee, D.C. Daly, et al., Energy efficient pulsed-UWB CMOS circuits andsystems, in Proceedings of IEEE International Conference on Ultra-Wideband (ICUWB),pp. 282–287, Sept 2007

44. Y. Zheng, T. Yan, W. Chyuen, et al., A CMOS carrier less UWB transceiver for WPANapplications. ISSCC Dig. Tech. Papers, pp. 378–387, Feb 2006

45. M. Anis, M. Ortmanns, N. Wehn, A 2.5 mW 2 Mb/s fully integrated impulse-FM-UWBtransceiver in 0.18 μm CMOS. IEEE MTT-S Int. Microwave Symp. Dig. pp. 1–3, June 2011

46. S. Geng, D. Liu, Y. Li, et. al., A 13.3mW 500 Mb/s IR-UWB transceiver with link-marginenhancement technique for meter-range communications. ISSCC Dig. Tech. Papers,pp. 160–161, Feb 2014

47. X. Wang, Y. Yu, B. Busze, et al., A meter-range UWB transceiver chipset for around-the-headaudio streaming. ISSCC Dig. Tech. Papers, pp. 450–451, Feb 2012

10 1 Introduction

Page 23: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

48. Z. Lin, P.-I. Mak, R.P. Martins, A 0.14 mm2, 1.4 mW, 59.4 dB-SFDR, 2.4 GHzZigBee/WPAN receiver exploiting a “Split-LNTA + 50 % LO” topology in 65 nm CMOS.IEEE Trans. Microw. Theory Tech. 62, 1525–1534 (2014)

49. Z. Lin, P.-I. Mak, R. P. Martins, A 1.7 mW 0.22 mm2 2.4 GHz ZigBee RX exploiting acurrent-reuse blixer + hybrid filter topology in 65 nm CMOS. ISSCC Dig. Tech. Papers,pp. 448–449, Feb 2013

50. Z. Lin, P.-I. Mak, R.P. Martins, A 2.4-GHz ZigBee receiver exploiting an RF-to-BB-current-reuse blixer + hybrid filter topology in 65 nm CMOS. IEEE J. Solid-State Circ. 49,1333–1344 (2014)

51. Z. Lin, P.-I. Mak, R.P. Martins, Analysis and modeling of a gain—boosted N-pathswitched-capacitor bandpass filter. IEEE Trans. Circ. Syst. I 9, 2560–2568, Sept 2014

52. Z. Lin, P.-I. Mak, R.P. Martins, A 0.5 V 1.15 mW 0.2 mm2 sub-GHz ZigBee receiversupporting 433/860/915/960 MHz ISM bands with zero external components. ISSCC Dig.Tech. Papers, pp. 164–165, Feb 2014

53. Z. Lin, P.-I. Mak, R.P. Martins, A sub-GHz multi-ISM-band ZigBee receiver usingfunction-reuse and gain-boosted N-path techniques for IoT applications. IEEE J. Solid-StateCirc. 49, 2990–3004 (2014)

References 11

Page 24: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 2Design and Implementationof Ultra-Low-Power ZigBee/WPANReceiver

In recent years, the proliferation of short-range wireless applications for Internet ofThings and personal healthcare calls for ultra-low power and cost CMOS radios [1].Ultra-low voltage (ULV) designs have been one of the key directions to approach abetter power efficiency [2–5]. Regrettably, an ULV supply will limit the voltageswing, and device’s fT and overdrives, deteriorating the spurious-free dynamicrange (SFDR) while necessitating area-hungry inductors (or transformers) to assistthe bias and tune out the parasitic capacitances. This chapter describes the designand implementation of a compact, low-power and high-SFDR receiver suitable forZigBee or wireless personal area network (WPAN) applications. The researchbackground can be outlined as follows.

Four potential ultra-low-power receiver architectures are shown in Fig. 2.1. Thefirst (Fig. 2.1a) employs a single low-noise transconductance amplifier(single-LNTA) followed by two passive I/Q mixers and transimpedance amplifiers(TIAs). If a 50 %-duty-cycle local oscillator (50 % LO) is applied, this topology cansuffer from image current circulation between the I and Q paths, inducing I/Qcrosstalk, unequal high-side and low-side gains, IIP2 and IIP3 [6]. Lowering the LOduty cycle to 25 % (Fig. 2.1b) can alleviate such issues [7], at the expense of extrasine-to-square LO buffers and logic operation. Another alternative is to add twosignal buffers before the mixers (Fig. 2.1c), but they must be linear enough (i.e.,more power) to withstand the voltage gain of the low-noise amplifier (LNA) [8, 9].The basis of our proposed solution (Fig. 2.1d) is to split the LNTA into two, suchthat a single-ended RF input is maintained, while allowing isolated passive mixingthat facilitates the use of a 50 % LO for power savings.

This chapter is organized as follows: Sect. 2.1 will give an overview of theoperating principle of the proposed “split-LNTA + 50 % LO” receiver. An ana-lytical comparison of it with the existing “single-LNTA + 25 % LO” architecturewill be presented in Sect. 2.2. In Sect. 2.3, a number of circuit techniques will beproposed, including: (1) a low-power voltage-mode transimpedance amplifier (TIA)to enhance the out-channel linearity both at RF and baseband (BB); (2) amixed-supply (VDD) design approach [10] to alleviate the design trade-offs in RFLNTA (power, gain and noise) and BB TIA (power, linearity and signal swing);(3) a low-power LO generation scheme that consists of a LC voltage-controlledoscillator (VCO) and an input-impedance-boosted Type-II RC-CR network. They

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_2

13

Page 25: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

optimize the VCO’s output swing with the LC tank’s quality factor, while offeringadequate I/Q accuracy at low power. The measured experimental results will bereported in Sect. 2.4.

2.1 Proposed “Split-LNTA + 50 % LO” Receiver

The split-LNTA (Fig. 2.2) is based on two self-biased inverter-based amplifiers(M1, M2 and RF), which have no inner parasitic pole. They also can take the speedadvantage offine linewidth CMOS to lower the device overdrive voltages, featuring ahigh gm-to-Id efficiency at lowVDD (VDD06 = 0.6 V). Its single-ended RF input avoidsthe RF balun and its associated insertion loss. In front of the split- LNTA, a properco-design between the RF input capacitance (Cin) and bond wire (Lbw) facilitates theinput impedance matching, while offering a passive pre-gain (Av) decisivelyimportant to the NF and power efficiency. The two LNTAs convert the RF signal (vin)into two equal currents iout,I and iout,Q for the I and Q channels, respectively. To avoidthe parasitic and area impact from AC coupling, iout,I and iout,Q, are directlyDC-coupled to the passive mixers (M3 and M4). As long as the DC current passingthrough M3 and M4 is kept small, the 1/f noise induced by the mixers can beminimized [11]. This aim can be achieved by matching the output common-modelevel of the LNTA to that of the BB TIA.

BBout,I

LOI

LOQ

TIA

BBout,QTIA

RC-CR Network

LNTARF

Passive Mixers

I/Q crosstalkBBout,I

VCO@fLO

TIA

BBout,QTIA

RC-CR Network+ Buffers + Logics

LNTARF

Passive Mixers

I/Q crosstalk solved with 25% LO

VCO@fLO

(a) (b)

BBout,ITIA

BBout,QTIA

RC-CR Network

LNARF

Passive Mixers

BBout,ITIA

BBout,QTIA

LNTA

RF

Passive Mixers

VCO@fLO

(c) (d)

High Impedance

Buffer

LNTA

RC-CR Network

VCO@fLO

LOI

LOQ

I/Q crosstalk solved with buffers

Low Impedance

Low Impedance

Lo

w

Imp

edan

ce

LOI

LOQ

LOI

LOQ

I/Q crosstalk solved with Split-LNTA

I/Q crosstalk problem exists

50% LO 25% LO

50% LO 50% LO

Fig. 2.1 Four potential receiver architectures: a Single-LNTA + 50 % LO.b Single-LNTA + 25 % LO. c Single-LNA + 50 % LO + signal buffers. d Split-LNTA + 50 %LO (proposed)

14 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 26: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The 50 % 4-phase LO (LOIp,n and LOQp,n) is generated by a 2.4-GHz LC VCOfollowed by a new type-II RC-CR network, which features a capacitor divider at theinput to boost the input impedance. When driving the LO to the mixers (M3 andM4), a proper DC level (VLO,b) can optimize the switching time. The down con-verted low-IF (2 MHz) signal is further amplified by a common-gate TIA (M5-8 andRL), which uses a 1.2 V (VDD12) supply to accommodate more signal swing andenhance linearity. Here, we assume a complex low-IF filter will follow the BB TIA,rendering the 1/f noise and IIP2 not significant and will not be further addressed.Due to the bidirectional transparency of passive mixers [7, 8], the BB capacitors (C1

and CM) can enhance the selectivity at both RF (the output of the LNTA) and BB,improving the out-band linearity. The grounded CM also helps to suppress thecommon-mode RF feed through, which is limited by the bond wire inductance thatappears in series with CM under common-mode operation.

2.2 Comparison of “Split-LNTA + 50 % LO”and “Single-LNTA + 25 % LO” Architectures

This Section presents an analytical comparison of the two architectures:“split-LNTA + 50 % LO” and “single-LNTA + 25 % LO”. For brevity, “50 % LO”and “25 % LO” are exploited to represent them, respectively. Figure 2.3a, b showtheir simplified equivalent circuits. For a fair comparison, the two LNTAs inFig. 2.3a are modeled as gm (transconductance) and 2Rout (output resistance),

RF

RL

VRF

C1

M1

M2

M5 M6

M7M8

C2

Cin

VDD06

VDD12

RL

BBIp BBIn

Z MIX

VLO,b

M3LOIp

VLO,b

M4 LOIn

RTIA

RF

RL

C1

M1

M2

M5M6

M7 M8

C2

VDD06

VDD12

RL

BBQpBBQn

VLO,b

M3 LOQp

VLO,b

M4LOQn

LC VCO

LOIp,n LOQp,n

Input-Impedance-

Boosted RC-CR Network

(50% Duty Cycle)

VDD06

iout,I iout,Q

CM CM CMCM

LO buffers

TIA TIA

Passive Mixers

Passive Mixers

Split-LNTA

Lbw

vin

Av

W

L

M1 M2 M3,4

36

0.06

12

0.06

8

0.06

W

L

M5,6 M7,8

11kΩ

48

8

96

8

2.8kΩRF

RL

Fig. 2.2 Schematic of the proposed receiver exploiting passive pre-gain, split-LNTA, passivemixers, 50 % LO and common-gate TIAs

2.1 Proposed “Split-LNTA + 50 % LO” Receiver 15

Page 27: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

whereas the single LNTA in Fig. 2.3b is modeled as 2gm and Rout. These models aredeveloped under the same approach described in [12–14], where the harmonicup-conversion in passive mixers is modeled as Rsh. The impedances looking intothe 50 %-LO and 25 %-LO mixers are denoted as ZMIX1 and ZMIX2, respectively.Each mixer features an on-resistance of Rsw. RTIA is the input resistance of the TIA.The single-ended differential mode capacitance is denoted as Cd (=CM + 2C1).

2.2.1 Gain

For Fig. 2.3a, we summarize in (2.1)–(2.5) the derived expressions of both ZMIX1

and the voltage gain (AVx1) at Vx1 at the LO + IF frequency (ωLO + ωIF); thebaseband output current (IBB1) with respect to vin; the voltage gain (AVy1) at Vy1p,n,and finally the voltage gain (AVout1) at Vout1p,n,

ZMIX1j@ xLO þ xIFð Þ � Rsw þ 2ZBB

p2==Rsh

� �ð2:1Þ

where ZBB ¼ 1sð2C1þCMÞ ==RTIA;Rsh � 2

32Rout þ Rswð Þ

AVx1@ðxLO þ xIFÞ � gm 2Rout==ZMIX1ð Þ ð2:2ÞIBB1vin

@DC ¼ IBB1p � IBB1nvin

� gm2Rout

RTIA þ 2ð2Rout þ RswÞ4p¼ Gm1 ð2:3Þ

AVy1@DC ¼ AVy1p � AVy1n � Gm1RTIA ð2:4Þ

(a) (b)Rsw

2Rout

RTIA Cd

gmvin

LOIp (50%)

Rsw

RTIA

LOIn (50%)

Rsw

RTIA

LOQp (50%)

Rsw

RTIA

LOQn (50%)

Vx1

Vy1p

2Rout

IBB1p

IBB1nVy1n

ZMIX1

Split-LNTA

gmvin

Cd

Cd

Cd

Rsh IBB1p RL 2C2

Vout1p

QBB1p

QBB1n

QBB1p

QBB1n

IBB1n RL 2C2

Vout1n

RL 2C2

RL 2C2

Rsh

Rsh

Rsh

Rsw

RTIA Cd

LOIp (25%)

Rsw

RTIA

LOIn (25%)

Rsw

RTIA

LOQp (25%)

Rsw

RTIA

LOQn (25%)

Vy2pIBB2p

IBB2nVy2n

Cd

Cd

Cd

Rsh IBB2p RL 2C2

Vout2p

QBB2p

QBB2n

QBB2p

QBB2n

IBB2n RL 2C2

Vout2n

RL 2C2

RL 2C2

Rsh

Rsh

Rsh

Rout

Vx2

ZMIX2

Single-LNTA

2gmvin

Fig. 2.3 Small-signal equivalent circuits. a Split-LNTA + 50 % LO. b Single-LNTA + 25 % LO

16 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 28: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

AVout1@DC ¼ AVout1p � AVout1n � Gm1RL ð2:5Þ

Similarly, for Fig. 2.3b, we have (2.6)–(2.10) the derived expressions of bothZMIX2 and the voltage gain (AVx2) at Vx2 at the LO + IF frequency (ωLO + ωIF); thebaseband output current (IBB2) with respect to vin; the voltage gain (AVy2) at Vy2p,n,and finally the voltage gain (AVout2) at Vout2p,n,

ZMIX2j@ xLO þ xIFð Þ � Rsw þ 2ZBB

p2==Rsh

� �ð2:6Þ

where ZBB ¼ 1sð2C1 + CMÞ ==RTIA;Rsh � 4 Rout þ Rswð Þ

AVx2@ðxLO þ xIFÞ � 2gm Rout==ZMIX2ð Þ ð2:7Þ

IBB2vin

@DC ¼ IBB2p � IBB2nvin

� 2gmRout

RTIA þ 4ðRout þ RswÞ4

ffiffiffi2

p

p¼ Gm2 ð2:8Þ

AVy2@DC ¼ AVy2p � AVy2n � Gm2RTIA ð2:9Þ

AVout2@DC ¼ AVout2p � AVout2n � Gm2RL ð2:10Þ

Note that the output capacitance of the LNTA was neglected. In fact, the outputcapacitance of LNTA will induce Cout and 2Cout for the gm and 2gm LNTA stages,respectively. This will render the output impedance ratio at Vx1 and Vx2 slightlylarger than 2. Besides, the parasitic capacitor will affect Rsh too. The proposedseparated gm stage imposes a smaller Cout and thus lowers the degradation of gainand NF when compared with those predicted by Eqs. (2.11) and (2.12). With propersizing, it would be possible to achieve Rsw ≪ Rout and Rsw ≪ RTIA and RL, such thatthe gain difference between 25 % LO and 50 % LO at different RF and BB nodescan be estimated as,

DAVx1;2@xLO ¼ 20 logAVx2 � 20 logAVx1 � 20log2ðRout==

2RTIAp2 ==4RoutÞ

2Rout==2RTIAp2 == 4Rout

3

¼ 6 dB

DAVy1;2@DC ¼ 20 logAVy2 � 20 logAVy1 ¼ 20logffiffiffi2

p RTIA þ 4Rout þ 2Rsw

RTIA þ 4Rout þ 4Rsw

� �� 3 dB

DAVout1;2@DC ¼ 20 logAVout2 � 20 logAVout1 ¼ 20logffiffiffi2

p RL þ 4Rout þ 2Rsw

RL þ 4Rout þ 4Rsw

� �� 3 dB

ð2:11Þ

From (2.11), the 25 % LO should have a higher gain at both RF and BB nodesthan the 50 % LO. However, as analyzed in Sect. 2.3.3, a higher gain at RF willpenalize the IIP3, while a higher BB gain can be achieved easily by using a largerRL. Regarding the impact of these gain differences to the NF it will be analyzed next.

2.2 Comparison of “Split-LNTA + 50 % LO” … 17

Page 29: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

2.2.2 NF

The NF is analyzed according to the equivalent LTI noise model [12–14]. Asshown in Fig. 2.4a, b, the four noise sources are the thermal noises fromRsðV2

n;Rs ¼ 4kTRsÞ, LNTA ðI2n;gm ¼ 4kTc1gm or I2n;2gm ¼ 4kTc12gmÞ; RswðV2n;sw ¼

4kTRswÞ and the noise from TIA is V2n;TIA � 4kTc2

�gm TIA

� 4kTc2RTIA; given

that the output impedance of the mixer is sufficiently large. Here, gm_TIA is thetransconductance of the bias transistor for the TIA, while the noise from the CGdevice is degenerated. An accurate model of the TIA noise can be found in [11].The noise of RF is ignorable and the noise coupling between the I and Q paths undera 50 % LO is minor (confirmed by simulations), easing the NF calculation of eachpath separately. The noise factor (F) can be found by dividing the total output noiseby the portion related with Rs contribution,

F ¼ 1þ c1RsA2

vGm+

Rsw

RsA2vG

2mR

2 +R + Rswð Þ2

RsA2vG

2mR

2bc2RTIA+

ac1RsA2

vGm+ a

+aRsw

RsA2vG

2mR

2

ð2:12Þ

where b ¼ 2p2 is the down conversion scaling factor and a is the harmonic folding

factor,

a ¼ p2

4� 1

� �;Gm ¼ gm and R ¼ 2Rout for Fig:2:4ðaÞ

a ¼ p2

8� 1

� �;Gm ¼ 2gm and R ¼ Rout for Fig:2:4ðbÞ

In (2.12), the 2nd term is from the LNTA, the 3rd term is from the mixer, and the4th term is from the TIA. The rest of the terms are the noise folding from the oddharmonics of the LO for LNTA, Rs and RSW, respectively. The NF calculated from

Rsw

Rs2Rout

Av gm

RTIA

Vn,TIA2

Vn,sw2

Vn,Rs2

In,gm2

Rsw

Rs Rout

Av 2gm

Vn,sw2

Vn,Rs2

In,2gm2

(a)

(b)

Cd

RTIA

Vn,TIA2

Cd

LO(50%)

LO(25%)

Fig. 2.4 Equivalent LTInoise model with pre-gain fora 50 % LO (Fig. 2.3a) andb 25 % LO (Fig. 2.3b)

18 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 30: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

(2.12) for 50 % LO is single sideband (SSB). For a double sideband (DSB) NF, it is3 dB less. Since the harmonic’s power of 50 % LO is larger than that of 25 % LO,the folding terms of 50 % LO are also higher. From (2.12), the DSB NF of 50 % LOand 25 % LO are plotted in Fig. 2.5 as a function of AV, where DNF ¼NF50% � NF25% Rsw = 50 Ω, γ1 = γ2 = 1, gm = 9 mS, Rout = 200 Ω andRTIA = 2.5 kΩ. It can be seen that ΔNF is reduced to 0.91 dB (0.51 dB) when AV isjust 2 V/V (3 V/V), which is easily achievable in practice. In fact, a moderated AV

can even eliminate the need of the LNTA (or LNA) [3]. However, when consid-ering also the input matching and LO-to-RF isolation, both pre-gain and LNTAshould be employed concurrently. The simulated LO-to-RF isolation is <–100dBm. Due to the passive pre-gain, the IIP3 of the receiver is more demanding thanthe NF, promoting the use of a 50 % LO. Together with its power advantage (i.e.lower VCO frequency and no divider), our proposed topology (i.e.,pre-gain + split-LNTA + 50 % LO) should ease the tradeoff between NF, IIP3, areaand power.

2.2.3 IIP3

The 3rd-order intermodulation (IM3) distortion is analyzed to assess the linearity.The aim is to find the in-band IIP3 of the receiver under 50 % LO and 25 % LO inresponse to two-tone excitation. Assuming that the nonlinearity of the receiver isdominated by the LNTA, its nonlinearity contributions are considered as:

(a) 3rd-order LNTA nonlinearity due to input excitation vin [α2 (I/V3)].

(b) 3rd-order LNTA nonlinearity due to output excitation vx [α3 (I/V3)].

Thus, ids ¼ a1vin þ a2v3in þ a3v3X. If the coefficients α1, α2 and α3 are assumed tobe proportional to the device W/L,

For 50 % LO, α1 = gm, α2 = gm3, α3 = go3;For 25 % LO, α1 = 2gm, α2 = 2gm3, α3 = 2go3.

where gm3 and g03 are the 3rd-order nonlinear transconductance and conductance,respectively. With a two-tone excitation of amplitude A and the 1st-order voltage

1

3

5

7

1 2 3 4 5

NF

DS

B (

dB

) 50% LO

AV (V/V)

25% LO

NF

Fig. 2.5 Simulated NFDSB and DNF against Av for 50 % LO and 25 % LO

2.2 Comparison of “Split-LNTA + 50 % LO” … 19

Page 31: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

gain and current gain given in (2.1)–(2.11), the IM3 output voltage for each of thenonlinear coefficients listed above can be written as,

vo3a2 =34gm3A

3IBB1RL; vo3a3 =34go3A

3V�1A

3IBB1RL

for a 50 % LO. Thus,

IM3 50% =vo3a2 + vo3a3

v01a1=

34 gm3A

3IBB1RL + 34 go3A

3Vx1A

3IBB1RL

AgmIBB1RL

Let IM3 50% ¼ 1 ! IIP3 50% ¼ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi

4gm3ðgm3 þ go3A

3Vx1Þ

sð2:13Þ

Following the same procedure, the IIP3 for 25 % LO can be derived as,

IIP3 25% ¼ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi

4gm3ðgm3 þ go3A

3Vx2Þ

sð2:14Þ

Since AVx2 > AVx1, we can find that, from (2.13)–(2.14), the LNTA’s 3rd-ordernonlinearity term is larger for a 25 % LO. Thus, the IIP3 of 50 % LO should bebetter than that of 25 % LO, benefiting the SFDR since both architectures willfeature a similar NF after adding the pre-gain.

2.2.4 Current- and Voltage-Mode Operations

Both 25 % LO and 50 % LO architectures can be intensively designed forcurrent-mode or voltage-mode operation. For a high-performance design like [7, 8,12], RTIA ≪ Rout and Rsw ≪ Rout are preferred to keep the signals in the deep current

mode. As such, (2.3) and (2.8) can be simplified as Gm1 ¼ 2gmp and Gm2 ¼ 2

ffiffi2

pgm

p ,respectively. Both of them are higher when compared to themselves in thevoltage-mode operation. In terms of IIP3 and NF, the current mode is also preferablesince AVx1 � gmðRsw þ 2

p2 RTIAÞ and AVx2 � 2gmðRsw þ 2p2 RTIAÞ will be lower, and

the noise due to the folding term and TIA will be also smaller as noted in (2.12).Nevertheless, the current-mode operation also brings up two sizing constraints

being less attractive for low-power design: (1) a low Rsw entails a large device W/Land a higher overdrive voltage for the mixers; both calling for a larger power budgetin the LO path, and (2) a low RTIA implies that the TIA has to draw a large biascurrent. For example, if a low RTIA of 50 Ω is required from the 1.2-V TIA(a common-gate amplifier), its bias current is as high as Ibias = 2 mA for a typicaloverdrive voltage of 200 mV. Thus, for ultra-low-power applications like

20 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 32: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

ZigBee/WPAN that has relaxed NF and linearity requirements, higher Rsw and RTIA

are preferable to operate the receiver more on the voltage mode. A summary ofperformance differences in current- and voltage-mode operations is given inTable 2.1.

2.3 Circuit Techniques

2.3.1 Impedance Up Conversion Matching

From Sect. 2.2, we expect a passive pre-gain Av of 2 to 3 V/V. As shown inFig. 2.6a, Av can be derived under Rin = Rs,

V2out

2Rout¼ V2

s

8Rs;Vout ¼ VinAv;Vin ¼ 0:5Vs ) Av ¼

ffiffiffiffiffiffiffiffiRout

Rin

r

Thus, an up-conversion matching network is entailed to ensure Av > 1.A convenient way to achieve it is to use Lbw to resonate with Cin. The schematic isshown in Fig. 2.6b. The parallel connection of Cin and Rout can be transformed into

Table 2.1 Proposed Receiver under current- and voltage-mode operations

Mode Gain NF In-BandIIP3

Power Suitable for

Current mode (Small Rsw &RTIA)

↗ ↘ ↗ ↗ Highperformance

Voltage mode (Large Rsw &RTIA)

↘ ↗ ↘ ↘ Ultra low power

Rs

RoutVs

AvVout

Rin

(a) Vin

Lbw

Cser

Rser

Vs /2

(c)

Rs

RMIXVs

LNTA

VoutCin

Lbw Rs

Vs

(b) RFRin

i

Rout

Fig. 2.6 Input impedance matching: a Av converts Rout to Rin to match with Rs, b Lbw Cin as animpedance conversion network and its c narrowband equivalent circuit

2.2 Comparison of “Split-LNTA + 50 % LO” … 21

Page 33: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

a series connection of Cser and Rser, as shown in Fig. 2.6c. At LbwCser resonance,and with Rser = Rs and i ¼ Vs

2Rser, we have,

Vout ¼ VRser þ VCser ¼VS

2ð1� j

QC

where,

VRser ¼ �jQCVs

2sCserRser ¼ Vs

2

VCser =1

jx0Cser

Vs

2Rser= �j

QC

2Vs,

x0 =1ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi

LbwCserp and QC =

ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiLbw=Cser

qRser

Interestingly, such a voltage boosting factorffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi1þ Q2

c�4

qis larger than the con-

ventional inductively-degenerated LNA, which is only QC2 . In fact, when the

capacitance of the PCB trace is accounted, the Q of the matching network will behigher, easing the impedance matching.

2.3.2 Mixer-TIA Interface Biased for Impedance TransferFiltering

For the employed single-balanced passive mixers, the RF-to-IF feed through has tobe addressed. Based on Fig. 2.7, we can calculate the currents iM7 and iM8 withrespect to the RF current iRF as given by,

iM7 =iRF2

[1� sign cosxLOtð Þ] ð2:15Þ

iM8 =iRF2

[1 + sign cosxLOtð Þ] ð2:16Þ

They imply that the currents can be decomposed into the differential mode(Fig. 2.7a) with amplitude of 2iRF/π at BB, and into the common mode (Fig. 2.7b)with amplitude of 0:5iRF at RF. To suppress the latter, CM was added to create alowpass pole (CM//RTIA). For the differential IF signal, the pole is located at(CM + 2C1)//RTIA, which suppresses the out-of-channel interferers before they enterthe TIA. As such, the TIA can be biased under a very small bias current. Theresultant high input impedance of the TIA, indeed, benefits both BB and RF

22 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 34: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

filtering because of the bidirectional impedance-translation property of the passivemixers [7, 8]. Figure 2.8 shows the simulated out-band IIP3, which is subject to theallowed total capacitance of CM + 2C1. For instance, when CM + 2C1 is increasedfrom 16 to 42 pF, the out-band IIP3 raises from +2.5 to +4.7 dBm, at the expense ofthe die area. For the on- resistance of the mixer switches (Rsw), it involves a tradeoffof the LO path’s power to the out-band IIP3 and NF. As shown in Fig. 2.9, if Rsw isincreased from 50 to 150 Ω for power savings, the NF and out-band IIP3 will bepenalized by *1 dB.

RTIA

RL

M5 M6

M7M8

C2

LOIp

LOIn

VDD12

RL

BBIp BBIn

2C1CM

RTIA

RL

M5 M6

M7M8

C2

LOIp

LOIn

VDD12

RL

BBIp BBIn

2C1CM

CM

CM

iRF 0.5iRF

0.5iRF

(a) (b)

iRF

Fig. 2.7 Equivalent circuits of the mixer-TIA interface for a the differential low-IF signal andb the common-mode RF feed through

18

26

34

42

2.5 2.9 3.3 3.7 4.1 4.5

IIP3(dBm)

To

tal C

apac

itan

ce

of C

M+2

C1

(pF

)

Fig. 2.8 Out-band IIP3 can be improved by allowing more total capacitance of CM + 2C1

1.6

1.8

2

2.2

2.4

5.8

6

6.2

6.4

6.6

6.8

50 75 100 125 150

IIP3

(dB

m)

NF

(d

B)

On-Resistance of Mixer Switches ( )

Fig. 2.9 The on-resistance of the mixer switches represents a tradeoff among the LO-path’spower, out-band IIP3 and NF

2.3 Circuit Techniques 23

Page 35: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

2.3.3 RC-CR Network and VCO Co-Design

The LC VCO (Fig. 2.10a) employs a complementary NMOS-PMOS (M1-4) negativetransconductor. For power savings, M1 and M2 are based on AC-coupled gate bias(Vvco,b) to lower the supply to 0.6 V. Here, we implement a capacitive divider (CM1

and CM2) to boost the input impedance of its subsequent two-stage RC-CR network(Fig. 2.10b). The optimization details are presented next.

RC-CR network is excellent for low-power and narrowband I/Q generation. Witha Type-II architecture, both phase balancing and insertion loss can be better opti-mized than its Type-I counterpart [15]. For instance, the simulated insertion loss ofa two-stage Type-II RC-CR network is roughly 2 dB as shown in Fig. 2.11, whichwill be raised to 4 to 5 dB if a Type-I topology is applied (not shown). Forlow-power LO buffering, the amplitude balancing is critical because its imbalancewill lead to inconsistent zero-crossing points, resulting in AM to duty-cycle

Vvco,b

LOIp

LOQp

LOIn

LOQn

VVCOp

M1 M2

M4M3

CVar

LP

RP

CN1

RN1

VP1

VDD06

CM1

CM2

VVCOp

VN1

VVCOn

CM1

CM2

VVCOn

VRC1

VRC2

VRC3

VRC4

VVar

Req

(a) (b)

WL

M1,2 M3,4

120.12

24

0.12450Ω 35fF4.6nH

CM1LP CM2 RN1 CN1 RN2 CN2

530fF 280fF 900Ω 120fF

RN2

CN2

Fig. 2.10 a LC VCO and b the proposed input-impedance-boosted two-stage Type-II RC-CRnetwork for 4-phase 50 % LO generation

70

170

270

370

470

10 10.2 10.4 10.6 10.8 11Time (ns)

Ou

tpu

t A

mp

litu

de(

mV

pp)

VVCOp

VRC1

VP1

Fig. 2.11 Simulated time-domain signals at the output of the VCO (Vvcop), capacitor divider (Vp1)and the RC-CR network (VRC1)

24 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 36: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

distortion. Figures 2.12 (VRC1-4) and 2.13 (LOIp,n and LOQp,n) are the simulatedtransient waveforms, showing the consistent duty cycle and zero-crossing pointsachieved in the proposed design.

For a RC-CR network operated at 2.4 GHz, if we select RN1 = 1 kΩ, CN1 isjust 66 fF, which benefits the area, VCO tuning range and phase noise, but theI/Q accuracy over PVT variations should be considered [16]

r Image Outð ÞDesired Out

= 0.25

ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffirR

R

� �2+

rC

C

� �2r

ð2:17Þ

Since ZigBee/WPAN applications call for a low image- rejection ratio (IRR) of20–30 dB [17], according to (2.17), the matching of the resistors (σR) and capacitors(σC) can be relaxed to 2.93 % for a 30-dB IRR (3σ). The sizes of CN1,2 and RN1,2 aresummarized in Fig. 2.10. The poles from CN1,2 and RN1,2 are distributed around2.4 GHz to cover the PVT variations. The impact of RN1 to the VCO can beanalyzed as follows:

When the VCO’s inductor is 4 nH with a Q of 20 (RP ≈ 1.2 kΩ), we haveRtank ≈ 0.5RP//0.5RN1. Thus, directly connecting the RC-CR network to the VCOwill limit the LC tank’s Qtank degrading the phase noise [18, 19]. To alleviate this,we boost up the equivalent input resistance of the RC-CR network (Req) by adding acapacitive divider (CM1 and CM2). For the total tank capacitance Ctank, it can beapproximated as

230

270

310

350

390

10 10.1 10.2 10.3 10.4 10.5

VR

C1-

4(m

V pp)

Fig. 2.12 Simulated time-domain signals at VRC1-4

50

250

450

650

10 10.1 10.2 10.3 10.4 10.5

Time (ns)

LO

Ip,n

& L

OQ

p,n

(mV p

p)

Fig. 2.13 Simulated time-domain signals at LOIp,n and LOQp-n

2.3 Circuit Techniques 25

Page 37: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Ctank � 2CVar þ CM2 þ 2CN1ð ÞCM1

CM1 þ CM2 þ 2CN1ð2:18Þ

By defining an input-impedance boosting factor n,

n ¼ CM1

CM1 þ CM2 þ 2CN1ð2:19Þ

we have

VP1 � nVVCOp ð2:20Þ

It means that the signal swing (VP1) delivered to the RC-CR network are intrade-off with n. Handily, in our VCO, sweeping Vvco,b can track the phase noisewith the output swing (Fig. 2.14). Given a bias current and a phase noise target,Rtank can be set from VVCOp ≈ 2IbiasRtank, and n can be set from (2.21) with aspecific Rp and Req,

Rtank � Req

nk RP

2ð2:21Þ

In this work, n = 0.6 is selected to balance the output swing with Ctank and thetotal tank resistance (Rtank).

2.4 Experimental Results

The receiver (Fig. 2.15) fabricated in 65-nm CMOS occupies an active area of0.14 mm2 and is encapsulated in a 44-pin CQFP package for PCB-based mea-surements. The estimated bond wire inductance is *7 nH for the provided package(13.5 × 13.5 mm). Figure 2.16 shows that the measured S11 is –8 dB within 2.24–2.46 GHz (for a different package, external inductor or capacitor can be added tooptimize S11). The simulation results with and without considering the PCB tracecapacitances are also given. The measured voltage gain is 32.8–28.2 dB and theDSB NF is between 8.6–9 dB for an IF spanning from 1 to 3 MHz, as shown inFig. 2.17. We also measured the gain and NF from 2.2 to 2.6 GHz (Fig. 2.18).

0.36

0.4

0.44

0.48

-118

-116

-114

-112

0.26 0.28 0.3 0.32VVCO,b (V)

VV

CO

p (V

pp)

Ph

ase

No

ise

@3.

5MH

z (d

Bc/

Hz)

Fig. 2.14 Trade-off between VCO output amplitude and phase noise with respect to Vvco,b

26 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 38: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

460µm

300µ

m

Fig. 2.15 Chip micrograph of the fabricated receiver

-11

-9

-7

-5

-3

2.2 2.3 2.4 2.5 2.6

Frequency (GHz)

S11

(dB

)

LBW = 7nH,Cpad=600fFMeas.

Sim. w/ Cpcb=800fF

Sim. w/o Cpcb=800fF

Fig. 2.16 Measured S11, and simulated S11 with and without Cpcb

5

25

45

65

1 5 9 13 17 21 25

BB Frequency (MHz)

NF

an

d G

ain

(d

B)

Gain

NF

In-Band

Fig. 2.17 Measured receiver gain and NF versus BB frequency

5

15

25

35

2.2 2.3 2.4 2.5 2.6

Gain

NF

NF

an

d G

ain

(d

B)

Input Frequency (GHz)

Fig. 2.18 Measured receiver gain and NF versus input signal frequency

2.4 Experimental Results 27

Page 39: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

For a narrowband receiver, the linearity is mainly justified by the out-channellinearity tests. According to the case given in [17, 20], two tones are applied at[fLO + 10 MHz, fLO + 22 MHz] with a power level sweeping from –24 to –32 dBm.Because of the RF and baseband filtering associated with the bidirectional prop-erty of passive mixers, the out-band IIP3 (Fig. 2.19) achieves –7 dBm and the P1dB

is –26 dBm.For the VCO, it measures 21 % tuning range from 2.623 to 2.113 GHz, as shown

in Fig. 2.20. At 3.5-MHz offset, the phase noise (Fig. 2.21) is –112.46 dBc/Hz,

2.1

2.3

2.5

2.7

0.2 0.6 1

VVar (V)

VC

O F

req

uen

cy (

GH

z)

Fig. 2.20 Measured VCO turning range

Fig. 2.21 Measured VCO phase noise at 2.4 GHz

IIP3=-7dBm

-29 -23 -17 -11 -5Pin (dBm)

-101

-81

-61

-41

-21

Po

ut(

dB

m)

Fig. 2.19 Measured out-of-band IIP3

28 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 40: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

fulfilling the specification (–102 dBc/Hz [17, 20]) with an adequate margin. Fromfrequency 100 kHz to 1 MHz, the result fits the 1

�f 3 slope, and from 1 to 10 MHz, it

starts to be saturated, primarily limited by the small output amplitude (–28.31 dBm)of the test buffer.

Based on transient measurements, the I/Q BB differential outputs (Fig. 2.22)has *0.08 dB gain mismatch and 2° phase match, corresponding to an IRRof *25 dB.

The performance summary and benchmark are given in Table 2.2 [5, 17, 21–27].This work [28] succeeds in achieving the highest power and area efficiencies viaproposing a mixed-VDD topology co-optimized with a number of circuit techniques.Only one on-chip inductor is entailed in the VCO. The achieved NF and out-bandIIP3 correspond to a competitive SFDR of 59.4 dB according to [17, 19],

SFDR ¼ 2ðPIIP3 þ 174dBm� NF� 10logBÞ3

� SNRmin ð2:22Þ

where SNRmin = 4 dB is the minimum signal-to-noise ratio required by the appli-cation, and B = 2 MHz is the channel bandwidth. As presented in Figs. 2.8 and 2.9,the SFDR can be further optimized by allowing more budgets in area (biggerCM + 2C1) and/or power (smaller on-resistance of the mixer switches), being adesign-friendly architecture easily adaptable to different specifications.

Fig. 2.22 Measured I/Q BB transient outputs

2.4 Experimental Results 29

Page 41: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Tab

le2.2

Performance

summaryandbenchm

arkwith

thestate-of-the-art

Parameters

JSSC

’08

[21]

JSSC

’10

[22]

TCAS-I’10

[24]

TMTT’11

[23]

TMTT’11

[26]

TMTT’06

[27]

ISSC

C’13

[5]

ISSC

C’13

[25]

Thiswork

Gain(dB)

3567

24.5

5122

.530

8355

32

DSB

NF(dB)

7.5

1616

.5(SSB

)3.2

7(SSB

)7.3(SSB

)6.1

98.8

Out-bandIIP3

(dBm)

–10

–10

.5–19 (in-band

data)

–32 (in-band

data)

–21

.5(in-band

data)

–8

–21

.5–6

–7

SFDR

(dB)

58.3

52.3

38.3

36.5

5159

.851

.660

59.4

VCO

phaseno

ise

(dBc/√H

z)N/A

–12

7@

3MHz

N/A

N/A

N/A

N/A

–11

2@

1MHz

–11

5@

3.5MHz

–11

1.4@

3.5MHz

Power

(mW)

5.4(w

/oVCO)

32.5

(w/VCO)

2.52

(w/o

VCO)

8.1(w

/oVCO)

1.06

(w/o

VCO)

1.8(w

/oVCO)

1.6

(w/VCO)

2.7

(w/VCO)

1.4b

(w/VCO)

No.

ofindu

ctor

ortransformer

23

35

32

42

1

Die

area

(mm

2 )0.23

(w/o

VCO)

2.88

(w/VCO)

N/A

1.27

(w/o

VCO)

1.1(w

/oVCO)

2.07

a(w

/oVCO)

2.5a

(w/VCO)

0.26

a

(w/VCO)

0.14

(w/VCO)

Supp

ly(V

)1.35

0.6

1.8

1.8

1.2

1.8

0.3

0.6/1.2

0.6/1.2

CMOSTech.

90nm

90nm

0.18

μm0.18

μm0.18

μm0.18

μm65

nm65

nm65

nma Include

moreBB

gain

stages

andfilters.b The

power

breakd

ownisLNTA:0.4mW,TIA

:0.18

mW

andVCO

+Buffer:0.82

mW

30 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 42: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

2.5 Conclusions

A mixed-VDD 2.4-GHz ZigBee/WPAN receiver measuring state-of-the-art perfor-mances has been described. It features passive pre-gain, a split-LNTA, ahigh-input-impedance BB TIA and a low-power 50 % LO generation scheme. Theytogether lead to improved power and area efficiencies, as well as a high SFDR whileeliminating the need of a RF balun. These beneficial features render this work as asuperior receiver candidate for cost and power reduction of ZigBee/WPAN radiosin nanoscale CMOS.

References

1. P. Choi, H. Park, I. Nam et al., An experimental coin-sized radio for extremely low-powerWPAN (IEEE 802.15.4) application at 2.4GHz. IEEE J. Solid-State Circ. 38, 2258–2268(2003)

2. C.-H. Li, Y.-L. Liu, C.-N. Kuo, A 0.6-V 0.33-mW 5.5-GHZ receiver front-end using resonatorcoupling technique. IEEE Trans. Microw. Theory Tech. 59(6), 1629–1638 (2011)

3. B.W. Cook, A. Berny, A. Molnar et al., Low-power, 2.4-GHz transceiver with passive RXfront-end and 400-mV supply. IEEE J. Solid-State Circ. 41, 2767–2775 (2006)

4. A.C. Herberg, T.W. Brown, T.S. Fiez et al., A 250-mV, 352-μWGPS receiver RF front-end in130-nm CMOS. IEEE J. Solid-State Circ. 46, 938–949 (2011)

5. F. Zhang, K. Wang, J. Koo et al., A 1.6mW 300 mV-Supply 2.4 GHz Receiver with –94dBmSensitivity for Energy-Harvesting Applications, in ISSCC Digital Technical Papers,pp. 456–457, Feb 2013

6. A. Mirzaei, H. Darabi, J.C. Leete et al., Analysis and optimization of current-driven passivemixers in narrowband direct-conversion receivers. IEEE J. Solid-State Circ. 44, 2678–2688(2009)

7. A. Mirzaei, H. Darabi, J.C. Leete et al., Analysis and optimization of direct-conversionreceivers with 25 % duty-cycle current- driven passive mixers. IEEE Trans. Circ. Syst. I, Reg.Papers 57, 2353–2366 (2010)

8. A. Balankutty, P.R. Kinget, An ultra-low voltage, low-noise, high linearity 900-MHz receiverwith digitally calibrated in-band feed-forward interferer cancellation in 65-nm CMOS.IEEE J. Solid-State Circ. 46, 2268–2283 (2011)

9. Y. Feng, G. Takemura, S. Kawaguchi et al., Digitally assisted IIP2 Calibration for CMOSdirect-conversion receivers. IEEE J. Solid-State Circ. 46, 2253–2267 (2011)

10. P.-I. Mak, R.P. Martins, A 0.46-mm2 4-dB NF unified receiver front-end for full-band mobileTV in 65-nm CMOS. IEEE J. Solid-State Circ. 46, 1970–1984 (2011)

11. N. Poobuapheun, W.-H. Chen, Z. Boos et al., A 1.5-V 0.7-2.5-GHz CMOS quadraturedemodulator for multiband direct-conversion receivers. IEEE J. Solid-State Circ. 42,1669–1677 (2007)

12. C. Andrews, A.C. Molnar, A passive mixer-first receiver with digitally controlled and widelytunable RF interface. IEEE J. Solid-State Circ. 45, 2696–2708 (2010)

13. C. Andrews, A.C. Molnar, Implications of passive mixer transparency for impedancematching and noise figure in passive mixer-first receivers. IEEE Trans. Circ. Syst. I, Reg.Papers 57, 3092–3103 (2010)

14. A. Molnar, C. Andrews, Impedance, Filtering and Noise in N-phase Passive CMOS Mixers, inProceedings of IEEE CICC, pp. 1–8, Sept 2012

2.5 Conclusions 31

Page 43: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

15. J. Kaykovuori, K. Stadius, J. Ryynanen, Analysis and design of passive polyphase filters.IEEE Trans. Circ. Syst. I, Reg. Papers 55, 3023–3037 (2008)

16. F. Behbahani, Y. Kishigami, J. Leete et al., CMOS mixers and polyphase filters for largeimage rejection. IEEE J. Solid-State Circ. 36, 873–887 (2001)

17. A. Liscidini, M. Tedeschi, R. Castello, Low-power quadrature receivers for ZigBee (IEEE802.15.4) applications. IEEE J. Solid-State Circ. 45, 1710–1719 (2010)

18. T.H. Lee, in The Design of CMOS Radio-Frequency Integrated Circuits, 2nd edn. (CambridgeUniversity Press, Cambridge, 2004)

19. B. Razavi, RF Microelectronics, 2nd edn. (Prentice-Hall, Upper Saddle River, 2011)20. W. Kluge, F. Poegel, H. Roller et al., A fully integrated 2.4-GHz IEEE 802.15.4-compliant

transceiver for ZigBee TM applications. IEEE J. Solid-State Circ. 41, 2767–2775 (2006)21. M. Camus, B. Butaye, L. Garcia et al., A 5.4mW/0.07 mm2 2.4 GHz front-end receiver in

90 nm CMOS for IEEE 802.15.4 WPAN stand. IEEE J. Solid-State Circ. 43, 1372–1383(2008)

22. A. Balankutty, S. Yn, Y. Feng et al., A 0.6-V Zero-IF/Low-IF receiver with integratedfractional-N synthesizer for 2.4-GHz ISM-band applications. IEEE J. Solid-State Circ. 45,538–553 (2010)

23. J.-S. Syu, C. Meng, C.-L. Wang, 2.4-GHz low-noise direct- conversion receiver with deepN-well vertical-NPN BJT operating near cutoff frequency. IEEE Trans. Microw. Theory Tech.45, 538–553 (2010)

24. J. Kaykovuori, K. Stadius, J. Ryynanen, An energy-aware CMOS receiver front end forlow-power 2.4-GHz applications. IEEE Trans. Circ. Syst. I, Reg. Papers 57, 2675–2684(2010)

25. Z. Lin, P.-I. Mak, R.P. Martins, A 1.7mW 0.22 mm2 2.4 GHz ZigBee RX Exploiting aCurrent-Reuse Blixer + Hybrid Filter Topology in 65 nm CMOS, in ISSCC Digital TechnicalPapers, pp. 448–449, Feb 2013

26. J.L. Gonzalez, H. Solar, I. Adin et al., A 16-kV HBM RF ESD protection codesign for a 1-mWCMOS direct conversion receiver operating in the 2.4-GHz ISM band. IEEE Trans. Microw.Theory Tech. 59, 2318–2330 (2011)

27. T.-K. Nguyen, V. Krizhanovskii, J. Lee et al., A low-power RF direct-conversionreceiver/transmitter for 2.4-GHz-band IEEE 802.15.4 standard in 0.18 μm CMOStechnology. IEEE Trans. Microw. Theory Tech. 54, 4062–4071 (2006)

28. Z. Lin, P.-I. Mak, R.P. Martins, A 0.14-mm2, 1.4-mW, 59.4 dB-SFDR, 2.4-GHzZigBee/WPAN receiver exploiting a “Split-LNTA + 50 % LO” topology in 65-nm CMOS.IEEE Trans. Microw. Theory Tech. 62, 1525–1534 (2014)

32 2 Design and Implementation of Ultra-Low-Power ZigBee/WPAN Receiver

Page 44: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 3A 2.4-GHz ZigBee Receiver Exploitingan RF-to-BB-Current-ReuseBlixer + Hybrid Filter Topology in 65-nmCMOS

3.1 Introduction

Ultra-low-power (ULP) radios have essentially underpinned the development ofshort-range wireless technologies [1] such as personal/body-area networks andInternet of Things. The main challenges faced by those ULP radios are the stringentpower and area budgets, and the pressure of minimum external components to savecost and system volume. Balancing them with the performance metrics such asnoise figure (NF), linearity and input matching involves many design tradeoffs atboth architecture and circuit levels.

Ultra-low-voltage receivers have been extensively studied for short-rangeZigBee, Bluetooth and energy-harvesting applications [2–5]. Yet, the lack ofvoltage headroom will limit the signal swing and transistor’s fT, imposing the needof bulky inductors or transformers to facilitate the biasing and tune out the paras-itics. Thus, the die area is easily penalized, such as 5.76 mm2 in [4] and 2.5 mm2 in[5]. In fact, the current-reuse topologies should benefit more from technologyscaling when the NF is less demanding. Advanced process nodes such as 65-nmCMOS feature sufficiently high-fT and low-VT transistors for GHz circuits tooperate at very small bias currents. Unsurprisingly, when cascoding the buildingblocks for current reuse, such as the low-noise amplifier (LNA) plus mixer [6], theRF bandwidth and linearity can be improved as well, by avoiding anyhigh-impedance nodes at their interface.

Several NF-relaxed current-reuse receivers have been reported. TheLNA-Mixers-VCO (LMV) cell [7] is illustrated in Fig. 3.1. Sharing the bias currentamong more blocks successfully saves the power (2.4 mW), but the NF, gain andS11 are sensitive to its external high-Q inductor (Lext) for narrowband inputmatching and passive pre-gain. Also, under the same bias current, it is hard tooptimize the LNA’s NF (RF path) with the phase noise of the VCO (LO path).Finally, although a single VCO can save area, the narrow-band I/Q generation has

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_3

33

Page 45: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

to be embedded into the LNA, rendering the I/Q accuracy more susceptible toprocess variations.

To return the I/Q generation back to the LO path, [8] adopted two VCOs to tailora quadrature LMV (QLMV) cell. Although its power is further optimized (1 mW),three on-chip inductors and one off-chip balun are entailed, penalizing the die sizeand system cost. Also, both LMV and QLMV cells share the same pitfall that only a50 %-duty-cycle LO (50 % LO) can be used for the mixing, which is less effectivethan 25 % LO in terms of gain (i.e., 3 dB higher), NF and I/Q isolation [6]. Finally,as their baseband (BB) channel selection and image rejection are out of theircurrent-reuse paths, any large out-band blockers will be converted into voltagesbefore filtering. This fact constitutes a hard tradeoff between noise, linearity andpower (i.e., 1.2-mW BB power in [7] and 5.2-mW BB power in [8]).

Another example is the current-reuse circuit-reuse receiver reported in [9] whichmerges the RF LNA and BB transimpedance amplifier (TIA) in one cell Fig. 3.2a.A conceptual view of its operation is given in Fig. 3.2b. Without the VCO, and byusing passive mixers, this topology can reserve more voltage headroom for thedynamic range. A RF balun is nevertheless entailed for its fully-differential oper-ation, and several constraints limit its NF and linearity: (1) the LNA and TIA mustbe biased at the same current; (2) the LNA’s NF should benefit more fromshort-channel devices for M1–2, but the BB TIA prefers long-channel transistors to

Mixers

VCO

IRFI IRFQ

I/ Q Generation

LNA

VDD

One LC Tank

VS

RS

Narrowband Input Matching Network

Lext

Rin Cin

C0 C1

M3 M4

M5 M6 M5 M6

M3 M4

CBB

RBB

+ VoutI -

CBB

RBB

+ VoutQ -

Cac

M1 M2

IbiasI I biasQ

Fig. 3.1 LMV cell [6]. Lext is external for narrowband input matching and pre-gain. One LC-tankVCO saves the chip area, but putting the I/Q generation in the LNA (M1–M2) degrades NF. Onlysingle-balanced mixers (M3–M4) can be used

34 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 46: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

lower the 1/f noise; and (3) any out-band blockers will be amplified at the LNA’s(TIA’s) output before deep BB filtering.

This chapter describes the details of an extensive-current-reuse ZigBee receiver[10] with most RF-to-BB functions merged in one cell, while avoiding any externalcomponents for input-impedance matching. Together with a number of ULP cir-cuits and optimization techniques, the receiver fabricated in 65-nm CMOS mea-sures high performances in terms of IIP3, S11-bandwidth, power and areaefficiencies with respect to the prior art.

Section 3.2 overviews the receiver architecture. Section 3.3 details the imple-mentation of key building blocks. Measurement results and performance bench-marks are summarized in Sect. 3.4, and conclusions are drawn in Sect. 3.5.

3.2 Proposed Current-Reuse Receiver Architecture

The block diagram is depicted in Fig. 3.3. As discussed above and detailed in [8]for the QLMV cell, merging the LO path with the signal path is not that desirable,as they will add noise to each other and induce signal loss. In fact, stacking ofbuilding blocks should be in conformity with the signal flow from RF to BB, suchthat all bias currents serve only the signal currents. In this work, the LO path isseparated, which also facilitates the use of a 25 % LO for better overall performancethan in its 50 % counterpart. The single-ended RF input (VRF) is taken by a low-Qinput-matching network before reaching the Balun-LNA-I/Q-Mixer (Blixer).Merging the latter with the hybrid filter not only saves power, but also reduces thevoltage swing at internal nodes benefitting the linearity. The widebandinput-matching network is also responsible for the pre-gain to enhance the NF.Unlike the LMV cell that only can utilize single-balanced mixers [7], here the

LNATIA

LOp

VDD VDD

VoutIp VoutIn

Vinp VinnVinp

CB 2CB

AC gnd

LOp LOn

AC gnd

V

(a) (b)

RF

R1

M3 M4

M1 M2

R1

C1 C1

VoutIpR1 R1

C1

M3

M1

M3

M1

BB

RF

AC gnd

Fig. 3.2 a Circuit-reuse receiver merging RF LNA and BB TIA [9]. b Its single-ended equivalentcircuit illustrating its RF-to-BB operation conceptually (from right to left)

3.1 Introduction 35

Page 47: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

balun-LNA featuring a differential output (±iLNA) allows the use of double-balancedmixers (DBMs). Driven by a 4-phase 25 % LO, the I/Q-DBMs with a large outputresistance robustly correct the differential imbalances of ±iLNA. The balanced BBcurrents (±iMIX,I and ±iMIX,Q) are then filtered directly in the current domain by acurrent-mode Biquad stacked atop the DBM. The Biquad features in-bandnoise-shaping centered at the desired intermediate frequency (IF, 2 MHz). Onlythe filtered output currents (±irLPF,I and ±irLPF,Q) are returned as voltages (±Vo,I and±Vo,Q) through the complex-pole load, which performs both image rejection andchannel selection. Out of the current-reuse path there is a high-swing variable-gainamplifier (VGA). It essentially deals with the gain loss of its succeeding 3-stageRC-CR polyphase filter (PPF), which is responsible for large and robust imagerejection over mismatches and process variations. The final stage is an inverteramplifier before 50-Ω test buffering. The 4-phase 25 % LO can be generated byan external 4.8-GHz reference (LOext) after a divide-by-2 (DIV1) that features50 %-input 25 %-output, or from an integrated 10-GHz VCO after DIV1 and DIV2(25 %-input 25 %-output) for additional testability.

VRF

iMIX,I

VDD12

VGA

VBuf,I

+IF-IF

10GHz VCO

LOext

Buffer

24 4

4 2 1

MU

XDIV1

Vf-tune

VBuf,Q

For test under an Integrated VCO

+IF-IF

Noise Response

Signal Response

÷2

÷2

÷2

+IF-IF

+IF-IF

iMIX,Q

irLPF,I i rLPF,Q

3-Stage RC-CR PPF

-IF +IF

Vo,I

Vo,Q

iLNA

DIV2

DIV1

50ΩBuffer

LOIp

LOQn

LOIn

LOQp

2

2

LO BUF

Wideband Input Matching Network

Hybrid Filter

Blixer

Complex Pole Complex Pole

Biquad Biquad

InverterAmplifier

iLNA

LO Generator

25% Duty Cycle On Chip

Current Reuse

BB Circuitry

Fig. 3.3 Proposed RF-to-BB-current-reuse ZigBee receiver

36 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 48: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

3.3 Circuit Implementation

3.3.1 Wideband Input-Matching Network

Its schematic is illustrated in Fig. 3.4a. A low-Q inductor (LM) and two tappedcapacitors (Cp and CM) are employed for impedance down-conversion resonant andpassive pre-gain. A high-Q inductor is unnecessary since the Q of the LC matching isdominated by the low input resistance of the LNA. Thus, a low-Q inductor results inarea savings, while averting the need of an external inductor for cost savings. LM alsoserves as the bias inductor for M1. Rp is the parallel shunt resistance of LM. Cp standsfor the parasitic capacitance from the pad and ESD diodes. Rin and Cin are theequivalent resistance and capacitance at node Vin, respectively. R′in is the down-conversion resistance of Rin. LBW is the bondwire inductance and Rs is the sourceresistance. To simplify the analysis, we first omit LBW and Cin, so that LM, Cp, CM, RS

and RT (=Rp//Rin) together form a tapped capacitor facilitating the input matching.Generally, S11 ≤ –10 dB is required and the desired value of R′in is from 26 to 97 Ωover the frequency band of interest. Thus, given theRT andCMvalues, the tolerable Cp

can be derived from R0in ¼ RTð CM

CMþCpÞ2. The pre-gain value (Apre,amp) from VRF to

Vin is derived fromV2

in

2RT¼ V2

RF

2RS, which can be simplified asApre;amp ¼

ffiffiffiffiffiRT

RS

q. The –3-dB

bandwidth of Apre,amp is related to the network’s quality factor (Qn) as given by:

Qn ¼ RT

2x0LM¼ x0

x�3dB, with x0 ¼ 1ffiffiffiffiffiffiffiffiffiffiffiffiffiffi

LMCEQp and CEQ ¼ CMCp

CMþCp.

In our design (RT = 150 Ω, CM = 1.5 pF, LM = 4.16 nH, Rp = 600 Ω, Cp = 1pFand Rin = 200 Ω), Apre,amp has a passband gain of *4.7 dB over a 2.4-GHzbandwidth (at RF = 2.4 GHz) under a low Qn of 1. Thus, the tolerable Cp issufficiently wide (0.37–2.1 pF). The low-Q LM is extremely compact (0.048 mm2)in the layout and induces a small parasitic capacitance (*260 fF, part of Cin).Figure 3.4b demonstrates the robustness of S11-bandwidth against LBW from 0.5 to2.5 nH. The variation of Cin to S11-bandwidth was also studied. From simulations,the tolerable Cin is 300–500 fF at LBW = 1.5 nH. The correlation between S11-bandwidth and Qn is derived in Appendix A.

3.3.2 Balun-LNA with Active Gain Boost and Partial NoiseCanceling

The common-gate (CG) common-source (CS) balun-LNA [11] avoids the off-chipbalun and achieves a low NF by noise canceling, but the asymmetric CG-CStransconductances and loads make the output balancing not wideband consistent.Both [6, 12] have addressed this issue. In [6], output balancing is achieved byscaling M5–8 with cross-connection at BB, but that is incompatible with this work

3.3 Circuit Implementation 37

Page 49: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

that includes a hybrid filter. In [12], by introducing an AC-coupled CS branch and adifferential current balancer (DCB), the same load is allowed for both CS and CGbranches for wideband output balancing. Thus, the NF of such a balun-LNA can beoptimized independently. This technique is transferred to this ULP design, but onlywith the I/Q-DBMs inherently serving as the DCB, avoiding a high voltage supply[12]. The detailed schematic is depicted in Fig. 3.4a. To maximize the voltageheadroom, M1 (with gm,CG) and M2 (with gm,CS) were sized with non-minimumchannel length (L = 0.18 µm) to lower their VT. The AC-coupled gain stage is aself-biased inverter amplifier (AGB) powered at 0.6-V (VDD06) to enhance itstransconductance (gm,AGB)-to-current ratio. It gain-boosts the CS branch whilecreating a loop gain around M1 to enhance its effective transconductance under lessbias current (IBIAS). This scheme also allows the same IBIAS for both M1 and M2,requiring no scaling of load (i.e., only RL). Furthermore, a small IBIAS lowers thesupply requirement, making a 1.2-V supply (VDD12) still adequate for the Blixerand hybrid filter, while relaxing the required LO swing (LOIP and LOIn). C1-3 forbiasing are typical metal-oxide-metal (MoM) capacitors to minimize the parasitics.

The balun-LNA features partial-noise canceling. To simplify the study, weignore the noise induced by DBM (M5–M8) and the effect of channel-lengthmodulation. The noise transfer function (TF) of M1’s noise (In,CG) to the BBdifferential output (Vo,Ip–Vo,In) can be derived when LOIp is high, and the inputimpedance is matched,

VS

LBW

Cp

M1

M2

C1

C2C3

CM

Vb,LNA

AGB

LM Rp

IBIAS

Rin

CeqRin’

Vin

Cin

RS

VRF

iLNAp i LNAn IBIAS

Vb,LNA

VDD06

Wideband Input Matching Network

M3

M4

RL

VDD12

RL

M5LOIp M6 M7 LOIpM8LOIn

Vo,Ip Vo,In

DBM

Simplified Load

Q Channel

Bal

un

-LN

A

(a) (b)

(c)

1 1.5 2 2.5 3 3.5 4Input RF Frequency (GHz)

-30

-20

-10

0

S11

(dB

)

Lbw = 0.5 nH

Lbw = 2.5 nH

Lbw = 1.5 nH

Cp = 1 pF

Cin = 400 fF

CM = 1.5 pF

LM = 4.16 nH

Rp = 600

Rin = 200

4.8

5

5.2

5.4

5.6

1 1.5 2 2.5 3BB Frequency (MHz)

Power of AGB

NF t

otal

(dB

)

0.9mW

0.4mW

0.3mW

0.6mW

Fig. 3.4 a Proposed wideband input matching network, balun-LNA and I/Q-DBMs (Q channel isomitted and the load is simplified as RL). b Variation of S11-bandwidth with bondwire inductanceLBW. c Power of AGB versus NF

38 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 50: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

TFIn;CG ¼ � 12

RL � RinGm;CSRL� � ð3:1Þ

where Gm,CS = gm,CS + gm,AGB. The noise of M1 can be fully canceled if RinGm,

CS = 1 is satisfied. However, as analyzed in Sect. 3.3.1, Rin ≈ 200 Ω is desired forinput matching at low power. Thus, Gm,CS should be ≈5 mS, rendering the noises ofGm,CS and RL still significant. Thus, device sizing for full noise cancellation of M1

should not lead to the lowest total NF (NFtotal). In fact, a more optimized Gm,CS canbe obtained (via gm,AGB) for stronger reduction of noise from Gm,CS and RL, insteadof that from M1. Although this noise-canceling principle has been discussed in [13]for its single-ended LNA, the output balancing was not a concern there. In thiswork, the optimization process is alleviated since the output balancing and NF aredecoupled. The simulated NFtotal up to the Vo,Ip and Vo,In nodes against the powergiven to the AGB is given in Fig. 3.4c. NFtotal is reduced from 5.5 dB at 0.3 mW to4.9 dB at 0.6 mW, but is back to 5 dB at 0.9 mW. Due to the use of passive pre-gainand a larger Rp that is *3 times of Rin, the noise contribution of the inductor is<1 % from simulations. The simulated NF at the outputs of the LNA and test bufferare 5.3 and 6.6 dB, respectively. The relationship of Gm,CS and NFtotal is derived inAppendix B, which is also applicable to the balun-LNA in [12].

3.3.3 Double-Balanced Mixers Offering Output Balancing

As analyzed in [12] the active-gain-boosted balun-LNA can only generate unbal-anced outputs. Here, the output balancing is inherently done by the I/Q-DBMsunder a 4-phase 25 % LO. For simplicity, this principle is described for the Ichannel only under a 2-phase 50 % LO, as shown in Fig. 3.5, where the load issimplified as RL. During the first-half LO cycle when LOIp is high, iLNAp goes upand appears at Vo,Ip while iLNAn goes down and appears at Vo,In. In the second-half

RL

VDD12

RL

M5LOIp M6 M7 LOIpM8LOIn

Vo,Ip Vo,In

Simplified Load

iMIX,Ip iMIX,In

1st-Half LO Cycle

iLNAp iLNAn

RL

VDD12

RL

M5LOIp M6 M7 LOIpM8LOIn

Vo,Ip Vo,In

Simplified Load

iMIX,Ip iMIX,In

2nd-Half LO Cycle

iLNAp iLNAn

Vo,Ip

Vo,In

After One LO Cycle

IBIAS IBIAS IBIAS IBIAS

(a) (b)

Fig. 3.5 Operation of the I-channel DBM. It inherently offers output balancing after averaging inone LO cycle as shown in their a 1st-half LO cycle and b 2nd-half LO cycle

3.3 Circuit Implementation 39

Page 51: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

LO cycle, both of the currents’ sign and current paths of iLNAp and iLNAn areflipped. Thus, when they are summed at the output during the whole LO cycle, theoutput balancing is robust, thanks to the large output resistance (9 kΩ) of M5–M8

enabled by the very small IBIAS (85 μA). To analytically prove the principle, we letiLNAp ¼ aIA cosðxstþ u1Þ and iLNAn ¼ �IA cosðxstþ u2Þ, where IA is theamplitude, xs is the input signal frequency, α. The unbalanced gain factor andu1 andu2 are their arbitrary initial phases. When there is sufficient filtering toremove the high-order terms, we can deduce the BB currents iMIX;Ip and iMIX;In asgiven by,

iMIX;Ip ¼ 2paIA cosðxstþ u1Þ � cosx0tþ 2

pIA cosðxstþ u2Þ � cosx0t

¼ aIAp

cosðxst� x0tþ u1Þ þIApcos x0t� xstþ u2ð Þ ð3:2Þ

iMIX;In ¼ � IApcosðxst� x0tþ u2Þ �

aIAp

cos x0t� xstþ u1ð Þ ¼ �iMIX;Ip ð3:3Þ

and a consistent proof for I/Q-DBMs under a 4-phase 25 % LO is obtained. Ideally,from (3.2) to (3.3), the DBM can correct perfectly the gain and phase errors fromthe balun-LNA, independent of its different output impedances from the CG and CSbranches. In fact, even if the conversion gain of the two mixer pairs (M5, M8 andM6, M7) does not match (e.g., due to non-50 % LO duty cycle), thedouble-balanced operation can still generate balanced outputs (confirmed by sim-ulations). Of course, the output impedance of the DBM can be affected by that ofthe balun-LNA Fig. 3.4a, but is highly desensitized due to the small size of RL (i.e.,the input impedance of the hybrid filter) originally aimed for current-mode oper-ation. Thus, the intrinsic imbalance between Vo, Ip and Vo, In is negligibly small(confirmed by simulations).

For devices sizing, a longer channel length (L = 0.18 µm) is preferred for M5–8

to reduce their 1/f noise and VT. Hard-switch mixing helps to desensitize the I/Q-DBMs to LO gain error, leaving the image rejection ratio (IRR) mainly deter-mined by the LO phase error that is a tradeoff with the LO-path power. Here, thetargeted LO phase error is relaxed to *4°, as letting the BB circuitry (i.e., thecomplex-pole load and 3-stage RC-CR PPF) to handle the IRR is more powerefficient, as detailed in Sects. 3.3.5 and 3.3.6.

3.3.4 Hybrid Filter 1st Half—Current-Mode Biquad with IFNoise-Shaping

The current-mode Biquad Fig. 3.6a proposed in [14] is an excellent candidate forcurrent-reuse with the Blixer for channel selection. However, this Biquad only can gen-erate a noise-shaping zero spanning from DC to � 2p0:1QBx0B MHz for Mf1–Mf2,

40 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 52: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

where QB and ω0B are the Biquad’s quality factor and –3-dB cutoff frequency,respectively. This noise shaping is hence ineffective for our low-IF design having apassband fromω1 toω2 (=ω0B), whereω1 > 0:1QBx0B. To address this issue, an activeinductor (Lact) is added at the sources of Mf1–Mf2. The LactCf1 resonator shifts thenoise-shaping zero to the desired IF. The cross-diode connection between Mi1–Mi4

(all with gm,act) emulate Lact≈Ci/gm,act2 [15, 16]. The small-signal equivalent circuit to

calculate the noise TF of in,Mf1/in,out is shown in Fig. 3.6b. The approximatedimpedance of ZP in different frequencies related to ω0r is summarized in Fig. 3.7a,wherex0r ¼ x1þx2

2 is the resonant frequency of LactCf1 at IF. The simulated in,Mf1/in,outis shown in Fig. 3.7b. At the low frequency range, ZP behaves inductively, degen-erating further in,Mf1 when the frequency is increased. At the resonant frequency,ZP = Rsf, where Rsf is the parallel impedance of the active inductor’s shunt resistanceand DBM’s output resistance. The latter is much higher when compared with RL

thereby suppressing in,Mf1. At the high frequency range, ZP is more capacitive dom-inated by Cf1. It implies in,Mf1 can be leaked to the output via Cf1, penalizing thein-band noise. At even higher frequencies, the output noise decreases due toCf2, beingthe same as its original form [14].

Vb

Mf1 Mf2

Mf3 Mf4

Active Inductor (2Lact)

Cf2/2

Vb

Mi1 Mi2

Mi3 Mi4

Ci/2

VDD12

-1

in,out

in,Mf1

Cf1 LactRsf

Cf2

iMIX,I

Vb

Mf1

Mf3

iMIX,I

i rLPF,I

Cf1/2

(gmf)

(gmf)

(gm,act)

(gm,act) in,out

in,Mf1

gmf

gmf –(1+gmfZP)(gmf+sCf2)=

ZP = //sLact //RsfsCf1

1

gm,act

Lact ≈ Ci

2

(a) (b)

Fig. 3.6 a Proposed IF-noise-shaping Biquad and b its small-signal equivalent circuit showing thenoise TF of Mf1

0.2

0.6

1

1 2 3 4 5

Noise Response

Capacitive

Lact Cf1

Resonant

With Lact

Without Lact

in,out

in,Mf1

Frequency (MHz)

B

Inductive

C DA E

C: = or

E: 10 or

B: 0.1 or or

A: 0.1 or ZP sLact

D: or 10 or

ZP

ZP Rsf

ZP

ZP

=

sLact

1+ s2LactCf1

sLact

1+ s2LactCf1

sLactFor Rsf >>

1

sCf1

(a) (b)

Fig. 3.7 a Equivalent impedance of ZP versus ωor, and b simulated noise TF of in;outin;Mf1

with and

without Lact

3.3 Circuit Implementation 41

Page 53: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The signal TF can be derived from Fig. 3.8. Here RL ¼ 1gmf

;Lbiq ¼ Cf2

g2mf: For an

effective improvement of NF, Lact >> Lbiq should be made. The simulated NFtotal atVo,Ip and Vo,In with and without the Lact is shown Fig. 3.8, showing about 0.1 dBimprovement at the TT corner (reasonable contribution for a BB circuit). For the SSand FF corners, the NF improvement reduces to 0.04 and 0.05 dB, respectively.These results are expected due to the fact that at the FF corner, the noise contri-bution of the BB is less significant due to a larger bias current; while at the SScorner, the IF noise-shaping circuit will add more noise by itself, offsetting the NFimprovement. Here Mf1–Mf4 use isolated P-well for bulk-source connection,avoiding the body effect while lowering their VT.

3.3.5 Hybrid Filter 2nd Half—Complex-Pole Load

Unlike most active mixers or the original Blixer [6] that only use a RC load, theproposed “load” synthesizes a 1st-order complex pole at the positive IF (+IF) forchannel selection and image rejection. The circuit implementation and principle areshown in Fig. 3.9a, b, respectively. The real part (RL) is obtained from thediode-connected ML, whereas the imaginary part (gm,Mc) is from theI/Q-cross-connected MC. The entire hybrid filter (i.e., Figs. 3.7a and 3.9b) offers5.2-dB IRR, and 12-dB (29-dB) adjacent (alternate) channel rejection as shown inFig. 3.10 (the channel spacing is 5 MHz). Similar to gm-C filters the center fre-quency is defined by gm,McRL. When sizing the –3-dB bandwidth, the outputconductances of MC and ML should be taken into account.

3.3.6 Current-Mirror VGA and RC-CR PPF

Outside the current-reuse path, Vo,I and Vo,Q are AC-coupled to a high swingcurrent-mirror VGA formed with ML (Fig. 3.9a) and a segmented MVGA

(Fig. 3.11), offering gain controls with a 6-dB step size. To enhance the gain

5.4

5.5

5.6

5.7

1 1.5 2 2.5 3BB Frequency (MHz)

NF t

otal

(dB

)

With L act

Without LactiMIX,I

Cf1 L actLbiqRbiq

iBIQ,I

Rsf

Fig. 3.8 Simulated NFTotal (at Vo,lp and Vo,ln) with and without Lact

42 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 54: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

precision, the bias current through MVGA is kept constant, so as its outputimpedance. With the gain switching of MVGA, the input-referred noise of MVGA

will vary. However, when the RF signal level is low the gain of the VGA should behigh, rendering the gain switching not influencing the receiver’s sensitivity.The VGA is responsible for compensating the gain loss (30 dB) of the 3-stagepassive RC-CR PPF that provides robust image rejection of >50 dB (corner

RL CL

gm,Mc

RL CL

ML MC

VDD12

Vo,InVo,Ip

Vo,Qn Vo,Qp

MC ML

CL/2

ML MC

Vo,QnVo,Qp

Vo,Ip Vo,In

MC ML

CL/2

irLPF,I Vo,I

Vo,Q

RL

-gm,Mc

irLPF,I irLPF,Q

irLPF,Q Vo,I RL

1 + sRLCL – jgm,McRL

=

Complex-Pole Load

irLPF,I

(b)

(a)

Im

Regm,McRL

RLCL

+IF

1

1

Fig. 3.9 a Proposed complex-pole load and b its small-signal equivalent circuit and pole plot

5

15

25

35

fLO fLO+5 fLO+10fLO-5fLO-10

Input RF Frequency (MHz)

Hyb

rid-F

ilter

Gai

n R

espo

nse

(dB

)

5.2 dB

29 dB

12 dB

Fig. 3.10 Simulatedhybrid-filter gain response

3.3 Circuit Implementation 43

Page 55: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

simulations). With the hybrid filter rejecting the out-band blockers the linearity ofthe VGA is further relaxed, so as its power budget (192 μW, limited by the noiseand gain requirements).

A 3-stage RC-CR PPF can robustly meet the required IRR in the image band(i.e., the -IF), and cover the ratio of maximum to minimum signal frequencies [17,18]. In our design, the expected IRR is 30–40 dB and the ratio of frequency of theimage band is fmax/fmin (=3). However, counting the RC variations as large as±25 %, the conservative Δfeff = fmax_eff/fmin_eff should be close to 5. The selected RCvalues are guided by [18]

r Image Outð ÞDesired Out

¼ 0:25

ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffirR

R

� �2þ rC

C

� �2r

ð3:4Þ

Accordingly, the matching of the resistors (σR) and capacitors (σC) can berelaxed to 0.9 % (2.93 %) for 40-dB (30-dB) IRR with a 3σ yield. Here, *150-kΩresistors are chosen to ease the layout with a single capacitor size (470 fF), bal-ancing the noise, area and IRR. The simulated worst IRR is 36 dB without LOmismatch, and still over 27 dB at a 4° LO phase error checked by100× Monte-Carlo simulations. Furthermore, if the 5-dB IRR offered by thecomplex-pole load is added the minimum IRR of the IF chain should be 32 dB.

Vo,InVo,Ip

VDD12

Vo,QnVo,Qp

3- StageRC-CR PPF

InverterAmplifier

VBB1,Ip VBB1,In VBB1,Qp VBB1,Qn

VBB1,Ip

VBB1,In

VBB1,Qp

VBB1,Qn

VBuf,Ip

VBuf,In

VBuf,Qp

VBuf,Qn

50ΩBuffer

MVGA MVGA

(b)

(a)

Fig. 3.11 Schematics of the BB a VGA, and b 3-stage RC-CR PPF, inverter amplifier and 50-Ωbuffer

44 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 56: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The final stage before 50-Ω output buffering is a self-biased inverter amplifier(power = 144 μW), which embeds one more real pole for filtering. The simulatedoverall IF gain response is shown in Fig. 3.12, where the notches at DC offered bythe AC-coupling network, and around the -IF offered by the 3-stage RC-CR PPF,are visible. The IRR is about 57 dB [=52 dB (RC-CR PPF) +5 dB (complex-poleload)] under an ideal 4-phase 25 % LO for the image band from (fLO – 3, fLO –

1) MHz.

3.3.7 VCO, Dividers and LO Buffers

To fully benefit the speed and low-VT advantages of fine linewidth CMOS, theentire LO path is powered at a lower supply of 0.6 V to reduce the dynamic power.For additional testability, an on-chip VCO is integrated. It is optimized at*10 GHzto save area and allows division by 4 for I/Q generation. The loss of its LC tank iscompensated by complementary NMOS-PMOS negative transconductors.

The divider chain (Fig. 3.13a) cascades two types of div-by-2 circuits (DIV1 andDIV2) to generate the desired 4-phase 25 % LO, from a 2-phase 50 % output of theVCO. The two latches (D1 and D2) are employed to build DIV1 that can directlygenerate a 25 % output from a 50 % input [19], resulting in power savings due toless internal logic operation (i.e. AND gates [20]) and load capacitances. Each latchconsists of two sense devices, a regenerative loop and two pull up devices. For25 %-input 25 %-output division, DIV2 is proposed that it can be directly interfacedwith DIV1. The 25 % output of DIV1 are combined by MD1–MD4 to generate a50 % clock signal for D3 and D4.

For testing under an external LOext source at 4.8 GHz, another set of D1 and D2is adopted. The output of these two sets of clocks are combined by transmissiongates and then selected. Although their transistor sizes can be reduced aggressivelyto save power, their drivability and robustness in process corners can be degraded.

5

15

25

35

45

55

65

fLO fLO+5 fLO+10fLO-5fLO-10

Input RF Frequency (MHz)

Ove

rall

IF G

ain

Res

pons

e (d

B)

3 notches from the RC-CR PPF

AC-coupled at VGA

Fig. 3.12 Simulated overallIF gain response

3.3 Circuit Implementation 45

Page 57: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

From simulations, the sizing can be properly optimized. The four buffers (Buf1–4)serve to reshape the pulses from DIV2 and enhance the drivability. The timingdiagram is shown in Fig. 3.13b. Due to the very small IBIAS for the I/Q-DBMs, aLO amplitude of around 0.4 Vpp is found to be more optimized in terms of NF andgain as simulated and shown in Fig. 3.14a. To gain benefits from it CLO is added torealize a capacitor divider with CMIX,in (input capacitance of the mixer) as shown inFig. 3.14b. This act brings down the equivalent load (CL,eq) of Buf1–4 by *33 %.

Q

QD2D

DD4 Q

Q

D

D

CLK1CLK2

D3Q

Q

D

D

CLKin

DIV2DIV1

LOIpB

LOInB

LOQpB

LOQnB

XY

Q

QD1D

D

CLKCLK

X

Y

CLKin YX

CLK1CLK2

Y

X

CLK2

DD

QQ

CLK1CLK1

VDD06

CLK

VDD06

QQ

DD

D1, D2 D3, D4

X

Y

X + Y

X

Y

X Y+

LOIpB LOInB

LOQpB LOQnB

CLKinBuf1

Buf2

Buf3

Buf4

MD1 MD2 MD3 MD4

(a) (b)

Fig. 3.13 a Schematics of DIV1 and DIV2, and b their timing diagrams

57

58

59

60

61

62

8

8.4

8.8

9.2

0.15 0.25 0.35 0.45 0.55

Gai

n (d

B)

Magnitude of LOIp,n & LOQp,n (Vpp)

NF

(dB

)

Optimum Region

Post-Layout Simulation

4

CMIX,in

CLO4

CL,eq

Vb,LO

Rb

0.6Vpp0.4Vpp

LOIp,n

LOQp,n

Buf1-4

(a)

(b)

Fig. 3.14 a Post-layout simulation of NF and gain versus LO’s amplitude, and b additional CLO

generates the optimum LO’s amplitude

46 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 58: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

3.4 Experimental Results

The ZigBee receiver was fabricated in 65-nm CMOS (Fig. 3.15) and optimized withdual supplies (1.2 V: Blixer + hybrid filter, 0.6 V: LO and BB circuitries). The diearea is 0.24 mm2 (0.3 mm2) without (with) counting the LC-tank VCO. Since thereis no frequency synthesizer integrated, the results in Fig. 3.16a–d were measuredunder LOext for accuracy and data repeatability. The S11-BW (≤10 dB) is*1.3 GHz for both chip-on-board (CoB) and CQFP-packaged tests (Fig. 3.16a),which proves its immunity to board parasitics and packaging variations. The gain(55–57 dB) and NF (8.3–11.3 dB) are also wideband consistent (Fig. 3.16b). Thegain peak at around 2.4–2.5 GHz is from the passive pre-gain. Following thelinearity test profile of [7], two tones at [LO + 12 MHz, LO + 22 MHz] are applied,measuring an IIP3out-band of –6 dBm (Fig. 3.16c) at the maximum gain of 57 dB(there is 24-dB gain loss in Fig. 3.16c associated with the test buffer and used 1:8transformer). This high IIP3 is due to the direct current-mode filtering at the mixer’soutput before signal amplification. The asymmetric IF response (Fig. 3.16d) shows22-dB (43-dB) rejection at the adjacent (alternate) channel, and 36-dB IRR.Differing from the simulated IF frequency response that has three notches at theimage band under an ideal LO, the measured notches are merged. Similar to [18],this discrepancy is likely due to the LO gain and phase mismatches, and thematching and variations of the RC-CR networks. The layout design is similar to[18] that uses dummy to balance the parasitic capacitances. The filtering rejectionprofile is around 80 dB/decade. The spurious free dynamic range (SFDR) is close to60 dB according to [7, 21],

Fig. 3.15 Chip micrograph of the receiver. It was tested under CoB and CQFP44 packaging. Noexternal component is entailed for input matching

3.4 Experimental Results 47

Page 59: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

SFDR ¼ 2ðPIIP3 þ 174dBm� NF� 10logBWÞ3

� SNRmin ð3:5Þ

where SNRmin = 4 dB is the minimum signal-to-noise ratio required by theapplication, and BW = 2 MHz is the channel bandwidth.

The receiver was further tested at lower voltage supplies as summarized inTable 3.1. Only the NF degrades more noticeably, the IIP3, IRR and BB gain arealmost secured. The better IIP3 for 0.6-V/1-V operation is mainly due to the nar-rower –3-dB bandwidth of the hybrid filter. For the 0.5-V/1-V operation, thedegradation of IIP3out-band is likely due to the distortion generated by AGB. Bothcases draw very low power down to 0.8 mW, being comparable with other ULPdesigns such as [3, 4].

The LC-tank VCO was tested separately. Its power budget is related with itsoutput swing and is a tradeoff with the phase noise, which measures –114 dBc/Hz at3.5 MHz that has an enough margin to the specifications [22] (Fig. 3.17a). Porting itto the simulation results, it can be found that the corresponding VCO’s output swingis 0.34 Vpp and the total LO-path power is 1.7 mW (VCO + dividers + BUFs). Such

-90

-50

-10

30

-50 -40 -30 -20 -10 0

Pin (dBm)

Po

ut

(dB

m)

IIP3 = -6 dBm

10

30

50

2.2 2.4 2.6 2.8 3

Gai

n a

nd

NF

(d

B)

Input RF Frequency (GHz)

Gain

NF

10

20

30

40

50

60O

utp

ut

IF G

ain

Res

po

nse

(d

B)

Input RF Frequency (MHz) fLO fLO+5 fLO+10fLO-5fLO-10

IRR=36dB

Max. Gain=57dB

0

2.2 2.4 2.6 2.8 3 3.2 3.4 3.6

Input RF Frequency (GHz)

-30

-25

-20

-15

-10

-5S

11 (

dB

)

-35

S11<-10 dB

CQFP

CoB

(a) (b)

(c) (d)

Fig. 3.16 Measured a S11, b wide band gain and NF, c IIP3out-band, and d low-IF filtering profile

48 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 60: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

an output swing is adequate to lock DIV1 as shown in its simulated sensitivity curve(Fig. 3.17b).

The chip summary and performance benchmarks are given in Table 3.2, where[7, 8] are current-reuse architectures, [23] is a classical architecture with cascade ofbuilding blocks, and [5] is an ultra-low-voltage design. For this work, the resultsmeasured under a 10-GHz on-chip VCO are also included for completeness, butthey are more sensitive to test uncertainties. The degraded NF and IRR are mainlydue to the phase noise of the free-running VCO. In both cases, this work succeedsin advancing the IIP3out-band, power and area efficiencies, while achieving awideband S11 with zero external components. Particularly, when comparing withthe most recent work [5], this work achieves 8× less area and 15.5 dBm higher IIP3,together with stronger BB channel selectivity.

Table 3.1 Key performancesof the receiver at differentsupply voltages

Supply voltage (V) 0.6/1.2 0.6/1 0.5/1

Power (mW) 1.7 1.2 0.8

Gain (dB) 57 58 57.5

IIP3out-band (dBm) –6 –4 –8

NF (dB) 8.5 11.3 12

IRR (dB) 36 38 35

Input Frequency of DIV1 (GHz)

Inp

ut

Sw

ing

of

DIV

1 (

Vp

p)

0.1

0.3

0.5

0.7

0 5 10 15 20 25

DIV1

10 GHz LC VCO

2 4÷2

DIV1' s Sensitivity Curve

DIV24

÷24 To

Mixers

BUF

1.7

1.9

2.1

2.3

-118

-114

-110

-106

-102

0.32 0.36 0.4 0.44

[Spec.]

Phase Noise (Simulated)

VCO Output Swing (Vpp)

Ph

ase

No

ise

@ 3

.5M

Hz

(dB

c/H

z)

Po

wer

(mW

)

LOG’s Total Power (Simulated) Measured

(a)

(b)

Fig. 3.17 a The measuredphase noise has enoughmargin to the specifications.From simulations, it can beshown that it is a tradeoff withthe power budget according tothe VCO’s output swing.b Simulated sensitivity curveof DIV1 showing its smallinput-voltage requirement at*10 GHz

3.4 Experimental Results 49

Page 61: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Tab

le3.2

Performance

summaryandbenchm

arkwith

thestate-of-the-art

Thisworkand

ISSC

C’13[10]

JSSC

’10[7]

JSSC

’10[8]

JSSC

’10[23]

ISSC

C’13[5]

App

lication

ZigBee

ZigBee

GPS

ZigBee/Bluetoo

thEnergyharvestin

g

Architecture

Blix

er+Hyb

rid-

filter+PassiveRC-

CR

PPF

LMV

Cell+Com

plex

filter

QLMV

Cell+Com

plex

filter

LNA

+Mixer

+Com

plex

filter

LNA

+Mixer

+Frequency-

translated

IFfilter

BB

filtering

1Biqua

d+4complex

poles

3complex

poles

2complex

poles

3complex

poles

2real

poles

ExternalI/Pmatching

compo

nents

zero

1indu

ctor,1capacitor

1passivebalun

1indu

ctor,1capacitor

2capacitors,1indu

ctor

S 11≤10

dBband

width

(MHz)

1300

(2.25–

3.55

GHz)

<300

(2.3–2.6GHz)

100(1.55–1.65

GHz)

>400

(<2.2–2.6GHz)

>600

(<2–

2.6GHz)

Integrated

VCO

No

Yes

Yes

Yes

No

Yes

Gain(dB)

5755

7542

.567

83

Phaseno

ise(dBc/Hz)

NA

–11

5@

3.5MHz

–11

6@

3.5MHz

–11

0@

1MHz

NA

–11

2.8@

1MHz

NF(dB)

8.5

99

6.5

166.1

IIP3

out-band

(dBm)

–6

–6

–12

.5N/A

–10

.5–21

.5

IRR

(dB)

36(w

orst

of5chips)

2835

3732

N/A

SFDR(dB)

60.3

6055

.5N/A

53.6

51.6

LO-to-RFleak

(dBm)

–61

–61

–60

–75

N/A

N/A

(con

tinued)

50 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 62: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Tab

le3.2

(con

tinued)

Thisworkand

ISSC

C’13[10]

JSSC

’10[7]

JSSC

’10[8]

JSSC

’10[23]

ISSC

C’13[5]

Power

(mW)

1.71

2.7

3.6

6.2(inc.ADC)

201.6

Activearea

(mm

2 )0.24

0.3

0.35

1.5(inc.ADC)

1.45

2.5

Supp

lyvo

ltage

(V)

0.6/1.2

1.2

10.6

0.3

Techn

olog

y65

nmCMOS

90nm

CMOS

130nm

CMOS

65nm

CMOS

65nm

CMOS

1 Breakdo

wn:

1mW:Blix

er+Hyb

ridfilter+BB

circuitry,

0.7mW:DIV

1+LO

Buffers

3.4 Experimental Results 51

Page 63: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

3.5 Conclusions

A number of ULP circuits and optimization techniques have been applied to thedesign of a 2.4-GHz ZigBee receiver in 65-nm CMOS. The extensive-current-reuseRF-to-BB path is based on a Blixer + hybrid filter topology, which improves notonly the power and area efficiencies, but also the out-band linearity due to morecurrent-domain signal processing. Specifically, the Blixer features: (1) a low-Qinput matching network realizing wideband S11 and robust passive pre-gain, (2) abalun-LNA with active-gain boosting and partial-noise-canceling improving thegain and NF, (3) I/Q-DBMs driven by a 4-phase 25 % LO inherently offeringoutput balancing. For the hybrid filter, an IF-noise-shaping Biquad together with acomplex-pole load synthesize 3rd-order channel selection and 1st-order imagerejection. All of them render current-reuse topologies with great potential fordeveloping ULP radios in advanced CMOS processes.

Appendix A: S11 ≤ 10 dB Bandwidth Versus the Q Factor(Qn) of the Input-Matching Network (Fig. 3.4a)

At the resonant frequency x0, LM can resonate perfectly with CEQ and R′in for anexact 50 Ω. However, at a lower frequency x ¼ x0 � DxL (DxL [ 0Þ, the imag-inary part of LM//CEQ is non-zero, making R′in <50 Ω. This imaginary part isexpressed as Leff and derived as follows,

sLM==sCEQ ¼ sLM

1þ s2CEQLMðA:1Þ

Let x ¼ x0 � DxL, where x0 ¼ 1ffiffiffiffiffiffiffiffiffiffiffiffiffiffiLMCEQ

p , and if substituted into (A.1), we will

have,

j x0 � DxLð ÞLM

1� x0�DxLð Þ2x20

� j x0 � DxLð ÞLM

2 DxLx0

¼ Leff ðA:2Þ

where DxLx0

� 2 is assumed. Here, the parallel of Leffj j RTk is down-converted toR0in ¼ 26 X by CM and Cp, thus,

Leffj jRT

Leffj j þ RTð CM

CM þ CpÞ2 ¼ 26X ðA:3Þ

Substituting (A.2) into (A.3) and simplifying them, the normalized low-sidefrequency is obtained,

52 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 64: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

DxL

x0¼ 1

1þ 4aQn

RT�a

ðA:4Þ

where a ¼ 26ðCMþCp

CMÞ2. Then, the whole matching bandwidth is close to twice the

value derived in (A.1) if the upper-side is included. (A.4) confirms that the S11bandwidth can be significantly extended by designing a low Qn.

Appendix B: NF of the Balun-LNA Versus the Gain (Gm,CS)of the CS Branch with AGB (Fig. 3.4a)

The NFtotal can be reduced by increasing gm,AGB with fixed gm,CG and gm,CS, undermatched input impedance. The noises from the I/Q-DBMs and theirharmonic-folding terms, and the resistor Rp, are excluded for simplicity. Also, theconversion gain of the active mixers is assumed to be unity. Here Gm,CS is upsizedfrom Gm0,CS to Gm;CS ¼ Gm0;CS þ DGm;CS, where Gm0_CS is the value for full noisecancellation of CG branch, i.e., RinGm0;CS ¼ 1. The four major noise sourcesconsidered here are the thermal noises from RS ðV2

n;Rs ¼ 4kTRsÞ, M1 ðI2n;CG ¼4kTc gm;CGÞ, M2 + AGB (I2n;CS ¼ 4kTcGm;CS) and RL., ðV2

n;L ¼ 4kTRLÞ where c isthe bias-dependent coefficient of the channel thermal noise. The noise contributedby the CG branch can be deduced as,

NFgm;CG¼ V2

n;out;CG

V2n;out;Rs

¼14I2n;CG RL � Rin Gm0;CS þ DGm;CS

� �RL

� �2

4kTRSA2pre;amp �

14� RL

Rinþ Gm0;CS þ DGm;CS� �

RL

2

¼ cgm;CG RinRLDGm;CS� �2

RSA2pre;amp

2RL

Rinþ DGm;CSRL

� �2 �cgm;CGR

4in DGm;CS� �2

4A2pre;ampRS

ðB:1Þ

where 2RL

Rin� DGm;CSRL. If DGm;CS is increased, the noise from M1 also moves

up. However, for the noise contribution of the CS branch, we can derive its TF tothe output (Vout) as,

TFGm;CS!Vout ¼RL

1þ TT

Rin Gm0;CS þ DGm;CS� �þ 1

" #� RL 1� DGm;CSRin

� �

where T is the loop gain≫1. With it, the NF of Gm;CS and NF of RL can be derived,

Appendix A: S11 ≤ 10 DB Bandwidth Versus the Q Factor (Qn) … 53

Page 65: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

NFGm;CS ¼V2

n;out;CS

V2n;out;Rs

¼ 4kTcðGm;CS þ DGm;CSÞ TFGm;CS!Vout

� �24kTRSA2

pre;amp � 14 � 2RL

Rinþ DGm;CSRL

� �2

� cR2inðGm0;CS þ DGm;CSÞ 1� DGm;CSRin

� �2RSA2

pre;amp

� cRinð1� DGm;csRinÞRSA2

pre;amp

ðB:2Þ

NFRL ¼4kTRL

4kTRSA2pre;amp � 1

4 � RL

Rinþ Gm;CS þ DGm;CS� �

RL

h i2

� 4RL

RSA2pre;amp

1

4R2L

R2in

þ 2DGm;CSR2L

Rin

� � � R2in

RLRSA2pre;amp

1� DGm;CSRin

2

� �

ðB:3Þ

As expected, when DGm;CS increases the noise contribution of Gm,CS and RL can

be reduced. The optimal DGm;CS can be derived from @NFtotal

@DGm;CS¼ 0;where

NFtotal ¼ 1þ NFGm;CG þ NFGm;CS þ 2NFRL :

References

1. P. Choi, H. Park, S. Kim et al., An experimental coin-sized radio for extremely low-powerWPAN(IEEE 802.15.4) application at 2.4-GHz. IEEE J. Solid-State Circ. 38, 2258–2268(2003)

2. C.-H. Li, Y.-L. Liu, C.-N. Kuo, A 0.6-V 0.33-mW 5.5-GHz receiver front-end using resonatorcoupling technique. IEEE Trans. Microw. Theory Tech. 59(6), 1629–1638 (2011)

3. B.W. Cook, A. Berny, A. Molnar, S. Lanzisera, K. Pister, Low-power, 2.4-GHz transceiverwith passive RX front-end and 400-mV supply. IEEE J. Solid-State Circ. 41, 2767–2775(2006)

4. A.C. Herberg, T.W. Brown, T.S. Fiez, K. Mayaram, A 250-mV, 352-μW GPS receiver RFfront-end in 130-nm CMOS. IEEE J. Solid-State Circ. 46, 938–949 (2011)

5. F. Zhang, K. Wang, J. Koo, Y. Miyahara, B. Otis, A 1.6 mW 300 mV supply 2.4 GHz receiverwith –94 dBm sensitivity for energy-harvesting applications. ISSCC Dig. Tech. Papers,pp. 456–457, Feb 2013

6. S. Blaakmeer, E. Klumperink, D. Leenaerts, B. Nauta, The blixer, a widebandbalun-LNA-I/Q-Mixer topology. IEEE J. Solid-State Circ. 43, 2706–2715 (2008)

7. M. Tedeschi, A. Liscidini, R. Castello, Low-power quadrature receivers for ZigBee (IEEE802.15.4) applications. IEEE J. Solid-State Circ. 45, 1710–1719 (2010)

8. K.-W. Cheng, K. Natarajan, D. Allstot, A Current Reuse Quadrature GPS Receiver in 0.13 µmCMOS. IEEE J. of Solid-State Circ. 45, 510–523 (2010)

9. D. Ghosh, R. Gharpurey, A power-efficient receiver architecture employingbias-current-shared RF and baseband with merged supply voltage domains and 1/f noisereduction. IEEE J. Solid-State Circ. 47, 381–391 (2012)

54 3 A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse …

Page 66: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

10. Z. Lin, P.-I. Mak, R. P. Martins, A 1.7 mW 0.22 mm2 2.4 GHz ZigBee RX exploiting acurrent-reuse blixer + hybrid filter topology in 65 nm CMOS, ISSCC Dig. Tech. Papers,pp. 448–449, Feb. 2013

11. S. Blaakmeer, E. Klumperink, D. Leenaerts, B. Nauta, Wideband balun-LNA withsimultaneous output balancing, noise-canceling and distortion-canceling. IEEE J. Solid-StateCirc. 43, 1341–1350 (2008)

12. P.-I. Mak, R.P. Martins, A 0.46-mm2 4-dB NF unified receiver front-end for full-band mobileTV in 65-nm CMOS. IEEE J. Solid-State Circ. 46, 1970–1984 (2011)

13. F. Bruccoleri, E. Klumperink, B. Nauta, Wide-band CMOS low-noise amplifier exploitingthermal noise canceling. IEEE J. Solid-State Circ. 39, 275–282 (2004)

14. A. Pirola, A. Liscidini, R. Castello, Current-mode, WCDMA channel filter with in-band noiseshaping. IEEE J. Solid-State Circ. 45, 1770–1780 (2010)

15. C.L. Ler, A.K. A’ain, A.V. Kordesh, CMOS source degenerated differential active inductor.IET Electr. Lett. 44, 196–197 (2008)

16. Y. Chen, P.-I. Mak, L. Zhang, Y. Wang, A 0.07 mm2, 2 mW, 75 MHz-IF, 4th-Order BPFusing a source-follower-based resonator in 90 nm CMOS. IET Electr. Lett. 48, 552–554(2012)

17. J. Kaykovuori, K. Stadius, J. Ryynanen, Analysis and design of passive polyphase filters.IEEE Trans. Circ. Syst. I, Reg. Pap 55, 3023–3037 (2008)

18. F. Behbahani, Y. Kishigami, J. Leete, A.A. Abidi, CMOS mixers and polyphase filters forlarge image rejection. IEEE J. Solid-State Circ. 36, 873–887 (2001)

19. B. Razavi, K.F. Lee, R.H. Yan, Design of high-speed, low-power frequency dividers andphase-locked loops in deep submicron CMOS. IEEE J. Solid-State Circ. 30, 101–109 (1995)

20. M. Camus, B. Butaye, L. Garcia, M. Sie, B. Pellat, T. Parra, A 5.4 mW/0.007 mm2 2.4 GHzfront-end receiver in 90 nm CMOS for IEEE 802.15.4 WPAN standard. IEEE J. Solid-StateCirc. 43, 1372–1383 (2008)

21. B. Razavi, RF Microelectronics, 2nd edn. (Prentice-Hall, New Jersey, 2011)22. A. Liscidini, M. Tedeschi, R. Castello, A 2.4 GHz 3.6 mW 0.35 mm2 quadrature front-end RX

for ZigBee and WPAN applications. ISSCC Digest of Technical Papers, pp. 370–371, Feb.2008

23. A. Balankutty, S.A. Yu, Y. Feng, P. Kinget, A 0.6 V Zero-IF/Low-IF receiver with integratedfractional-N synthesizer for 2.4 GHz ISM-band applications. IEEE J. Solid-State Circ. 45,538–553 (2010)

References 55

Page 67: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 4Analysis and Modeling of a Gain-BoostedN-Path Switched-Capacitor BandpassFilter

4.1 Introduction

The demand of highly-integrated multi-band transceivers has driven the develop-ment of blocker-tolerant software-defined radios that can avoid the cost (and loss) ofthe baluns and SAW filters [1–3]. The passive-mixer-first receivers [1, 2] achieve ahigh out-of-band (OB) linearity (IIP3 = +25 dBm) by eliminating the forefrontlow-noise amplifier (LNA). However, in the absence of RF gain, a considerableamount of power is entailed for the local oscillator (LO) to drive up the mixers thatmust be essentially large (i.e., small on-resistance, Rsw) for an affordable noise figure(NF <5 dB). The noise-cancelling receiver in [3] breaks such a NF-linearity tradeoff,by noise-cancelling the main path via a high-gain auxiliary path, resulting in betterNF (1.9 dB). However, due to the wideband nature of all RF nodes, the passivemixers of the auxiliary path should still be large enough for a small Rsw (10 Ω) suchthat the linearity is upheld (IIP3 = +13.5 dBm). Indeed, it would be more effective toperform filtering at the antenna port.

An N-path switched-capacitor (SC) branch applied at the antenna port [4, 5]corresponds to direct filtering that enhances OB linearity, although the sharpnessand ultimate rejection are limited by the capacitor size and non-zero Rsw that aretight tradeoffs with the area and LO power, respectively. Repeatedly adopting suchfilters at different RF nodes can raise the filtering order, but at the expense of powerand area [5, 6].

Active-feedback frequency translation loop [7] is another technique to enhancethe area efficiency (0.06 mm2), narrowing RF bandwidth via signal cancellation,instead of increasing any RC time-constant. Still, the add-on circuitry (amplifiersand mixers) penalizes the power (62 mW) and NF (>7 dB). In [8], at the expense ofmore LO power and noise, the output voltages can be extracted from the capacitorsvia another set of switches, avoiding the effects of Rsw on the ultimate rejection, butthe problem of area remains unsolved.

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_4

57

Page 68: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Recently, an ultra-low-power multi-band ZigBee receiver [9] was demonstrated,which features a novel gain-boosted N-path passive mixer to optimize the NF andOB linearity with power. The underlying principle is generalized here, leading to again-boosted N-path SC bandpass filter (GB-BPF) with a number of attractivefeatures: (1) tunability of center frequency, passband gain and bandwidth withoutaffecting the input-impedance matching; (2) lower LO power as the pitfall of bigRsw can be leveraged by other design freedoms, and (3) much smaller capacitors fora given bandwidth thanks to the gain-boosting effects.

This chapter is organized as follows: Sect. 4.2 introduces the proposed GB-BPFand describes its features via an ideal RLC model first. Linear periodicallytime-variant (LPTV) analysis is then followed to derive and examine the models ofthose R, L and C. The analysis of harmonic selectivity, harmonic folding and noiseare detailed in Sect. 4.3, where an equivalent circuit model for studying theinfluence of non-idealities is included. In Sect. 4.4, a simulation design example isgiven. Finally, the conclusions are drawn in Sect. 4.5.

4.2 GB-BPF Using an Ideal RLC Model

The proposed GB-BPF is depicted in Fig. 4.1a. It features a transconductanceamplifier (Gm) in the forward path, and an N-path SC branch driven by an N-phasenon-overlapped LO in the feedback path. When one of the switches is ON, an

(a)

Ci

Ci

Rs

RL

VoGm

LO2

LON

Vi

VRF

CiLO1

Cp

Rp

Rsw

Lp

(b)Ts

LO1

LO2

LON

Ts/N

Ri

VDD

RF1gm=gmn+gmp

gmn

gmp

Rs

RL

VoGm

Vi

VRFRi

1/Ts

f

1/Ts

f

TunableResonant

Fig. 4.1 a Proposed gain-boosted N-path SC bandpass filter (GB-BPF) and b Its equivalent RLCcircuit with the LC resonant tunable by the LO. Rsw is the mixer switch’s on-resistance

58 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 69: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

in-phase RF voltage VRF will appear on the top plate of capacitor Ci, and induces anamplified anti-phase voltage into its bottom plate. When the switch is OFF, theamplified version of VRF will be stored in Ci. There are three observations:(1) similar to the well-known capacitor-multiplying technique (i.e., Miller effect) inamplifiers, the effective capacitance of Ci at the input node Vi will be boosted by theloop gain created by Gm, while it is still Ci at the output node Vo. This feature, to bedescribed later, reduces the required Ci when comparing it with the traditionalpassive N-path filter. (2) For the in-band signal, the voltages sampled at all Ci arein-phase summed at Vi and Vo after a complete LO switching period (Ts), while theOB blockers are cancelled to each other, resulting in double filtering at two RFnodes in one step. (3) As the switches are located in the feedback path, their effectsto the OB rejection should be reduced when comparing it with the passive N-pathfilter.

For simplicity, Gm is assumed as an inverter amplifier with an effective trans-conductance of gm. It is self-biased by the resistor RF1 and has a finite outputresistance explicitly modeled as RL. The parasitic effects will be discussed inSect. 4.3.3. With both passband gain and resistive input impedance, the GB-BPFcan be directly connected to the antenna port for matching with the sourceimpedance RS. Around the switching frequency (ωs), the N-path SC branch ismodeled as an Rp-Lp-Cp parallel network [10] in series with Rsw, where Lp is afunction of ωs and will resonate with Cp at ωs (Fig. 4.1b). The expressions of Rp, Lp

and Cp will be derived in Sect. 4.2.3. Here, the filtering behavior and –3-dBbandwidth at Vi and Vo will be analyzed.

4.2.1 RF Filtering at Vi and Vo

With VRF centered at frequency fRF ¼ fs ¼ xs=2p, LP and Cp are resonated out,yielding an input resistance Rij@fs that can be sized to match RS for the in-bandsignal,

Rij@fs ¼Rp þ Rsw� �

==RF1 þ RL

1þ gmRL¼ RS: ð4:1Þ

For the OB blockers located at fRF ¼ fs � Dfs, either Lp or Cp will become ashort circuit when Dfs is large enough,

Rij@fs�Dfs ¼ðRsw==RF1Þ þ RL

1þ gmRL� Rsw þ RL

1þ gmRL� Rsw

gmRLþ 1gm

; ð4:2Þ

where RF1 >> Rsw and gmRL >> 1 are applied and reasonable to simplify (4.2). Toachieve stronger rejection of OB blockers at Vi, a small Rij@fs�Dfs is expected.

4.2 GB-BPF Using an Ideal RLC Model 59

Page 70: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Unlike the traditional passive N-path filter where the OB rejection is limited by Rsw

[10, 11], this work can leverage it with three degrees of freedom: gm, RL and Rsw.As a GB-BPF at the forefront of a receiver, a large gm is important to lower the NFof itself and its subsequent circuits. As an example, with gm = 100 mS, the productof gmRL can reach 8 V/V with RL = 80 Ω. Thus, if Rsw = 20 Ω is assumed, weobtain Rij@fs�Dfs � 12:5 X, which is only 62.5 % of Rsw. If gm is doubled (implyingmore power) while maintaining the same gmRL, then Rij@fs�Dfs will be reduced to7.5 Ω. Another way to trade the OB rejection with power is to adopt a multi-stageamplifier as Gm, which can potentially decouple the limited gmRL-product of asingle-stage amplifier in nanoscale CMOS.

OB filtering not only happens at Vi, but also Vo. Hence, with one set ofswitches, double filtering is achieved in this work, leading to higher power and areaefficiency than the traditional cascade design (i.e., two SC branches separatelyapplied for Vi and Vo) as described in [5]. Likewise, the gain at Vo at the resonancecan be found as,

Avoj@fs ¼Vo

VRF¼ RLð1� gmRTÞ

2RSð1þ gmRLÞ �RLð1� gmRTÞ

2RSgmRL; ð4:3Þ

where RT ¼ RF1==ðRp þ RswÞ and gmRL >> 1 are applied. In terms of stability,(4.3) should be negative or zero, i.e., gmRT � 1. Similarly, the gain at Vo at fs � Dfsis derived when Lp or Cp is considered as a short circuit,

Vo

VRFj@fs�Dfs ¼

1� gmRsw

1þ gmRS þ RS

RLþ Rsw

RL

: ð4:4Þ

Interestingly, if gmRsw ¼ 1, the OB filtering is infinite. This is possible becausethe feedback network is frequency selective, implying that the in-band signal andOB blockers can see different feedback factors. This fact differentiates this circuitfrom the traditional resistive-feedback wideband LNAs such as [12] that cannothelp to reject the OB blockers.

To exemplify, the circuit of Fig. 4.1a is simulated for N = 4, using PSS and PACanalyses in Spectre RF. The parameters are: Rsw = 20 Ω, RL = 80 Ω, RS = 50 Ω,Ci = 5 pF and fs = 1 GHz. As expected, higher selectivity at Vi (Fig. 4.2a) and Vo

(Fig. 4.2b) can be observed when gm (100–800 mS) and RF1 (500–8 kΩ) areconcurrently raised, while preserving the in-band S11 ≤ 20 dB (Fig. 4.2c).Alternatively, when Rsw goes up from 10 to 50 Ω, with other parametersunchanged, it can be observed that the influence of Rsw to the OB rejection isrelaxed at both Vi (Fig. 4.3a) and Vo (Fig. 4.3b), being well-consistent with (4.2)and (4.4). When Rsw = 10 Ω, a much stronger OB rejection is due to gmRsw ¼ 1 in(4.4).

60 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 71: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

4.2.2 –3-dB Bandwidth at Vi and Vo

At frequency fRF ¼ fs, we can write Vi

VRFj@fs ¼ 1=2 when Ri = Rs. The –3-dB

bandwidth is calculated by considering that the LpCp tank only helps shifting thecentre frequency of the circuit from DC to fs, keeping the same bandwidth as it iswithout Lp. If Rsw is neglected and the Miller approximation is applied, the –3-dBpassband bandwidth 2Dfi3dBð Þ at Vi can be derived,

0.96 0.98 1 1.02 1.04-35

-25

-15

-5

S11

(dB

)0.8 0.9 1 1.1 1.2

0

10

20

30

Gai

n a

t V o

(dB

)

0.8 0.9 1 1.1 1.2-35

-25

-15

-5

Gai

n a

t V

i(d

B)

Input RF Frequency (GHz) Input RF Frequency (GHz)

Input RF Frequency (GHz)

& RF1gm

& RF1gm

& RF1gm

(a) (b)

(c)

Fig. 4.2 Simulated a gain at Vi, b gain at Vo and c S11, showing how gm and RF1 tune the in-bandgain and bandwidth while keeping the in-band S11 well below –20 dB

0.6 0.8 1 1.2 1.4

-40

-30

-20

-10

0

10

Gai

n a

t V

o (d

B)

0.6 0.8 1 1.2 1.4-16

-12

-8

Gai

n a

t V

i (d

B)

Input RF Frequency (GHz)Input RF Frequency (GHz)

Rsw = 10

Rsw = 50

Rsw = 30

gm = 100mSRF1 = 500

Rsw = 10

Rsw = 50

Rsw = 30gm = 100mS

RF1 = 500

(a) (b)

Fig. 4.3 Simulated a gain at Vi, b gain at Vo under Rsw = 10, 30 and 50 Ω

4.2 GB-BPF Using an Ideal RLC Model 61

Page 72: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

2Dfi3dB ¼ 1pRsCi

; Ci � 1þ Avið ÞCp; ð4:5Þ

where

Avi ¼ Vo

Vi¼ RLð1� gmRTÞ

RSð1þ gmRLÞ :

Obviously, Cp is boosted by a gain factor Avi, which should be 15–20 dB inpractice. Thus, a large Avi can be used to improve the area efficiency, consistentwith the desire of higher selectivity OB filtering, as shown in Fig. 4.2a, b. PassiveN-path filters [10] do not exhibit this advantageous property and the derived Cp isalso different. In Sect. 4.3.3, an intuitive equivalent circuit model of Fig. 4.1a willbe given for a more complete comparison with the traditional architecture.

At Vo, the –3-dB passband bandwidth 2Dfo3dBð Þ can be derived next, assumingRsw = 0 for simplicity. The gain from VRF to Vo at frequency fs � Dfo3dB is givenby,

Avoj@fs�Dfo3dB ¼ Vo

VRF¼ RLð1� gmZTÞ

2RSð1þ gmRLÞ ; ð4:6Þ

where

ZT ¼ jLeff==RF1==Rp and Leff � xs � Dxo3dB

2 Dxo3dBxs

Lp: ð4:7Þ

From the definition of –3-dB passband bandwidth,

jAvoj@fsj

jAvoj@fs�Dfo3dB j¼ j1� gmRFPj

j1� gmZTj ¼ffiffiffi2

p; ð4:8Þ

where Avoj@fsis the voltage gain at the resonant frequency, while RFP = RF1//RP.

Substituting (4.6), (4.7) into (4.8), (4.9) is obtained after simplification,

Leff ¼ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffig2mR

2FP � 2gmRFP � 1

q� RFP

gmRFP � 1� RFP: ð4:9Þ

Substituting (4.9) into (4.7), Dxo3dB becomes,

Dxo3dB ¼ x2s

2 Leff

Lpþ xs

� x2s

2 Leff

Lp

¼ 12LeffCp

¼ 12RFPCp

: ð4:10Þ

62 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 73: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Finally, 2Dfo3dB at Vo can be approximated as,

2Dfo3dBj@Vo� 1

p RFPCp:

4.2.3 Derivation of the Rp-Lp-Cp Model Using the LPTVAnalysis

The GB-BPF (Fig. 4.1a) can be classified as a LPTV system. This section derivesthe Rp-Lp-Cp model of the gain-boosted N-path SC branch. Similar to [13, 14], thevoltage on the SC branch is defined as VCi(jω),

VCi jxð Þ ¼X1n¼�1

Hn;RF jxð ÞVRF j x� nxsð Þð Þ: ð4:11Þ

Here n indicates a harmonic number of fs, and Hn,RF( jω) is the nth harmonictransfer function associated with the frequency nfs. With Vci( jω), the voltages atVi( jω) and Vo( jω) can be related to the input RF signal VRF( jω),

Vi jxð Þ ¼ VRFðjxÞ 1c bRL

RSþ H0;RF jxð Þ

� �|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Vi;de

þ 1c

X1n¼�1;n 6¼0

Hn;RF jxð ÞVRF j x� nxsð Þð Þ|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Vi;un

ð4:12Þ

and

Vo jxð Þ ¼RF1RL 1� gmRsw þ Rsw

RF1

� RF1RSW þ ðRF1 þ RswÞðRs þ gmRLRs þ RLÞ|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Vo;de

� VRFðjxÞ � H0;RF jxð ÞVRFðjxÞ 1þ gmRsð Þ1� gmRsw þ Rsw

RF1

� 24

35

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Vo;de

� RF1RL 1þ gmRsð ÞRF1RSW þ ðRF1 þ RswÞðRs þ gmRLRs þ RLÞ|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Vo;un

�X1

n¼�1;n 6¼0

Hn;RF jxð ÞVRF j x� nxsð Þð Þ:|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Vo;un

ð4:13Þ

4.2 GB-BPF Using an Ideal RLC Model 63

Page 74: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

where

a ¼ 1� gmRsw þ Rsw

RF1; b ¼ 1þ Rsw

RLþ Rsw

RF1

and c ¼ aþ bRL

RSþ gmRL

� �:

Equations (4.12) and (4.13) can be divided into two parts: (1) the desired fre-quency selectivity (i.e., Vi,de and Vo,de) that provides filtering without frequencytranslation at the desired input frequency, and (2) the undesired harmonic foldingcomponents that might fall in the desired band (i.e., Vi,un and Vo,un).

To find Hn,RF( jω), a state-space analysis is conducted. The timing diagram forthe analysis is shown in Fig. 4.4. The timing interval nTs < t < nTs + Ts is dividedinto M portions (M is the number of the states) and each portion, identified by k,can be represented as nTs + σk < t < nTs + σk+1, k = 0,…, M – 1 and σ0 = 0. Duringeach interval there is no change in the state of the switches, and the network can beconsidered as a LTI system. During the k interval, linear analysis applied toFig. 4.1a reveals that the switch on interval k has the following state-spacedescription,

CidtCiðtÞdt þ ti tð Þ�to tð Þ

RF1¼ to tð Þ

RLþ gmti tð Þ

tRF tð Þ�ti tð ÞRS

¼ to tð ÞRL

þ gmti tð Þti tð Þ ¼ tCi tð Þ þ to tð Þ þ Rsw

CidtCiðtÞdt :

8>>><>>>:

ð4:14Þ

From (4.14), we obtain

dtCi tð Þdt

¼ tRF tð ÞCiR1

� tCi tð ÞCiR2

; ð4:15Þ

σ1

0τ 1τ

k = 0 k = 1

σ2

σM-1

σM = Ts

1Mτ −

k = M-1

nTs (n+1)Ts

t

Fig. 4.4 Time intervals forthe state-space analysis

64 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 75: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

where

R1 ¼1þ Rsw

RF1þ RswþRS

RLþ RswRS

RF1RLþ gmRS þ gmRswRS

RF1

1RL

þ gm

R2 ¼1þ Rsw

RF1þ RswþRS

RLþ RswRS

RF1RLþ gmRS þ gmRswRS

RF1

1RF1

þ 1RL

þ RS

RF1RLþ gmRS

RF1

:

By applying the state-space analysis for the circuit in Fig. 4.1a, the harmonictransfer function can be derived as,

Hn;RF jxð Þ ¼XN�1

m¼0

e�jnxsrmHn;mðjxÞ

Hn;m jxð Þ ¼ xrc;B

xrc;A þ jx� 1� e�jnxssm

j2pn

þ 1� ej x�nxsð Þ TS�smð Þ�jnxssm

xrc;A þ jxG jxð Þfs

ð4:16Þ

where

G jxð Þ ¼ ej x�nxsð Þsm � e�xrc;Asm

ej2p x�nxsð Þ=xs � e�xrc;Asm� 1

xrc;A

xrc;Bþ j x�nxsð Þ

xrc;B

;

ωrc,A = 1/R2Ci and ωrc,B = 1/R1Ci. The above Hn,RF( jω) is undefined for n = 0, and,for this value, (4.16) will be defined by the limit when n tends to zero, implyingthat,

H0;RF jxð Þ ¼ xrc;B

xrc;A þ jxþ 1� ejx TS�smð Þ

xrc;A þ jxG jxð ÞfsN ð4:17Þ

where

G jxð Þ ¼ ejxsm � e�xrc;Asm

ej2px=xs � e�xrc;Asm� 1

xrc;A

xrc;Bþ jx

xrc;B

:

To find Rp, H0,RF( jω) is calculated in Appendix A atω = nfs withωs≫ωrc,A,ωrc,B,yielding,

4.2 GB-BPF Using an Ideal RLC Model 65

Page 76: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

H0;RF jnxsð Þ ¼ 2Nð1� cos2pnDÞ4DðnpÞ2 � xrc;B

xrc;A; ð4:18Þ

where D = 1/N is the duty cycle of the LO. Furthermore, (4.18) is similar to (4.15)in [10], except for the added term ωrc,B/ωrc,A.

If n = 1, N = 4 and D = 0.25, for a 25 %-duty-cycle 4-path LO, (4.18) becomes,

H0;RF jxsð Þ ¼ 8p2

� R2

R1: ð4:19Þ

Assuming that Lp is resonant with Cp at ωs, it implies,

Vi�H0;RF jxsð ÞVRF�Vo

Rsw¼ H0;RF jxsð ÞVRF

Rp

Vi�H0;RF jxsð ÞVRF�Vo

Rswþ Vi�Vo

RF1¼ gmVi þ Vo

RL

VRF�Vi

Rs¼ gmVi þ Vo

RL

8>>><>>>:

ð4:20Þ

Solving (4.20), it leads to the desired RP,

Rp ¼ gH0;RFRsw

RLRFL

Rsþ H0;RF

Rsw

� 1þ RL

Rsþ gmRL

� � ðH0;RF þ RL

RsÞg

;

where

RFL ¼ 1RL

þ 1RF1

þ 1Rsw

g ¼ 1Rsw

þ 1RF1

� gm þ RLRFL

Rsþ gmRLRFL:

Finally, placing the pole around ωs in (4.17), with a value equal to the poles ofthe transfer function from VRF to VCp of Fig. 4.1b, it will lead to the expressions ofCp and Lp (Appendix B),

Cp ¼ c1 þ Rp

2Dxrc;Ac1Rpð4:21Þ

Lp ¼ c1Rp

Dxrc;A c1 þ Rp� �� ðD2x2

rc;A � x2s Þc1RpCp

ð4:22Þ

66 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 77: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

where

a1 ¼ 1Rsw

þ 1RF1

� gm; c1 ¼ � a1b1R2sw

b1 � 1� a1b1Rsw;

b1 ¼1RL

þ 1RF1

þ 1Rsw

þ a1Rs

RLð1þ gmRsÞ1RL

þ gm

:

From (4.21) to (4.22), Cp is irrelevant to the LO frequency ωs, while Lp is tunable

with ωs. Moreover, the term Dxrc;A c1 þ Rp� �� D2x2

rc;A � x2s

� c1RpCp in the

denominator of (4.22) renders that the Lp//Cp resonant frequency shifts slightly away

from the center frequency ωs. For ωs≫ωrc,A, Lp � Rp

x2sCp

is obtained and will resonate

out with Cp at ωs. Then, the frequency responses can be plotted using the derivedexpressions, and compared with the simulated curves of Fig. 4.5a, b; showing a goodfitting around ωs, and confirming the previous analysis. The small discrepancy arisesfrom the approximation that Lp will resonate out with Cp at ωs when deriving Rp in(4.20). This effect is smaller at Vi than at Vo, due to the gain of the GB-BPF.

4.3 Harmonic Selectivity, Harmonic Folding and Noise

4.3.1 Harmonic Selectivity and Harmonic Folding

Using the harmonic selectivity function H0,RF( jω) from (4.18), the relative har-monic selectivity is calculated by combining (4.13) and (4.18) for Vi and Vo. Forexample, when N = 4,

V0 xsð ÞV0 nxsð Þ ¼

1� 8p2

� R2

R1� Constant

1� 8

ðnpÞ2 �R2

R1� Constant

� n2;

which matches with the 4-path passive mixer [10]. Likewise, using (4.12) and(4.18), the harmonic selectivity at Vi is derived as,

Vi xsð ÞVi nxsð Þ �

RL þ 8p2

� RF1

RL þ 8

ðnpÞ2 � RF1

\n2:

Obviously, the harmonic selectivity at Vi is smaller than that at Vo with thedesign parameters used here.

4.2 GB-BPF Using an Ideal RLC Model 67

Page 78: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The above analysis has ignored the even-order harmonic selectivity whichshould be considered in single-ended designs. The harmonic selectivity for N = 4and N = 8 with a fixed total value of capacitance and gmRsw = 1 are shown inFig. 4.6a, b, respectively. For N = 4, Vo(3ωs)/Vo(ωs) = 18.67 dB and Vi(3ωs)/Vi(ωs) = 7.6 dB, close to the above analysis. Moreover, the relative harmonicselectivity can be decreased by raising N. Furthermore, as derived in (4.4),gmRsw = 1 results in a stronger OB attenuation at far out frequencies that areirrelevant to N. Finally, the bandwidth at Vi and Vo can be kept constant if the totalamount of capacitors is fixed under different N. This will be quite explicit when theequivalent circuit will be presented later in Sect. 4.3.3.

For N = 4, the simulated harmonic folding at Vi and Vo are shown in Fig. 4.7a, b,respectively, which obey well (4.12), (4.13) and (4.16) (not plotted). Similar to theN-path passive mixers, the input frequencies around k(N ± 1)fs will be folded ontothe desired frequency around fs. The strongest folding term is from 3 fs when k = 1,and will become smaller if k (integer number) is increased. The relative harmonicfolding ΔHFi = 20log[Vi,de( jω)] – 20log[Vi,un( jω)] and ΔHFo = 20log[Vo,

de(jω)] – 20log [Vo,un(jω)] are plotted in Fig. 4.8a, b, respectively. The relativeharmonic folding is smaller at Vi than at Vo, which is preferable because harmonicfolding at Vi cannot be filtered.

-16

-12

-8

-4

Gai

n a

t V

i (d

B)

-45

-25

-5

15

0 1 2 3 4 0 1 2 3 4

Gai

n a

t V

o (d

B)

Input RF Frequency (GHz)Input RF Frequency (GHz)

Sim.

Model

(a) (b)

Model

Sim.

Fig. 4.5 Comparison between the simulation and the analytic derived model using (4.21), (4.22):a gain at Vi, and b gain at Vo. The parameters are Rsw = 10 Ω, RL = 80 Ω, RS = 50 Ω, Ci = 5 pF,gm = 100 mS, RF1 = 500 Ω, fs = 1 GHz and N = 4

-16

-12

-8

-4

0 1 2 3 4

Gai

n a

t V

i (d

B)

-45

-25

-5

15

0 1 2 3 4

Gai

n a

t V

o (d

B)

Input RF Frequency (GHz) Input RF Frequency (GHz)

N=8

N=4

(a) (b)

N=8N=4

Fig. 4.6 Simulated responses under N = 4 and N = 8: a gain at Vi, and b gain at Vo. The responsesare consistent with Eq. (4.17) (not plotted)

68 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 79: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

4.3.2 Noise

The output noises under consideration are the thermal noises from Rs, Rsw and Gm.Since the power spectral density (PSD) of these noise sources are wideband, har-monic folding noise should be considered. The model to derive those noise transferfunctions is shown in Fig. 4.9.

-75

-55

-35

-15

5

0 0.5 1 1.5 2

Gai

n a

t V

o (d

B)

-95

-75

-55

-35

-15

0 0.5 1 1.5 2

Gai

n a

t V

i (d

B)

Input RF Frequency (GHz) Input RF Frequency (GHz)

Vi(H4,RF)

Vi(H-4,RF)

Vi(H8,RF)

Vi(H-8,RF)

Vo(H4,RF)

Vo(H-4,RF)

Vo(H8,RF)

Vo(H-8,RF)

(a) (b)

Fig. 4.7 Simulated harmonic folding effects under N = 4: a gain at Vi, and b gain at Vo. Theresponses are consistent with Eq. (4.16) (not plotted)

0

10

20

30

0.8 0.9 1 1.1 1.2

Input RF Frequency (GHz)

ΔH

Fo

(dB

)

10

20

30

40

0.8 0.9 1 1.1 1.2

Input RF Frequency (GHz)

ΔH

Fi (

dB

)

3fs5fs

9fs7fs

3fs5fs9fs

7fs

(a) (b)

Fig. 4.8 Simulated harmonic folding gain (normalized) under N = 4: a at Vi and b at Vo

Ci

Ci

Rs

RL

Vn,outGm

LO2

LON

Vn,gmVn,RS

CiLO1

Rsw

Vn,sw

Fig. 4.9 Equivalent noisemodel of the GB-BPF

4.3 Harmonic Selectivity, Harmonic Folding and Noise 69

Page 80: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

To calculate the noise from Rs to Vo (4.13) needs to be revised in order to obtain,n,

V2n;out;RS ¼

RF1RL 1� gmRsw þ Rsw

RF1

� RF1RSW þ ðRF1 þ RswÞðRs þ gmRLRs þ RLÞ

2

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part A

� Vn;RSðjxÞ 2� 1� H0;RF jxð Þ 1þ gmRsð Þ

1� gmRsw þ Rsw

RF1

2

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}PartA

þ RF1RL 1þ gmRsð ÞRF1RSW þ ðRF1 þ RswÞðRs þ gmRLRs þ RLÞ

2

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part B

�X1

n¼�1;n 6¼0

Hn;RF jxð Þ Vn;RS j x� nxsð Þð Þ 2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part B

: ð4:23Þ

In (4.23), Part A is the output noise PSD due to Rs without frequency translation,while Part B is due to harmonic folding. Similarly, linear analysis of mn;sw tð Þ resultsin the state-space description,

dtCi tð Þdt

¼ tn;sw tð ÞCiR1

� tCi tð ÞCiR2

ð4:24Þ

where

R1 ¼ � 1þ a2Rswð Þa2

;R2 ¼ �R1;

a2 ¼1RF1

þ 1RS

þ RL

RF1RSþ gmRL

RF1

1þ gmRL þ RL

RS

� :

with a minus sign in R1. Combining (4.24) with (4.16) and (4.17), the output noisePSD transfer function of Rsw from Vn,sw to Vci [i.e., H0,sw(jω)] and its harmonicfolding [i.e., Hn,sw(jω)] can be derived, leading to the final output noise of PSD toVo expressed as,

70 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 81: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

V2n;out;sw ¼ Vn;swðjxÞ

2 ð1þ H0;swÞ 2

ð� RS

c2RL� 1� Rsw

c2RL� Rsw

RF1� RswRS

c2RLRF1Þ

2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part A

þX1

n¼�1;n6¼0

Hn;sw jxð ÞVn;sw jx� jnxsð Þ� RS

c2RL� 1� Rsw

c2RL� Rsw

RF1� RswRS

c2RLRF1

2

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part B

ð4:25Þ

where

c2 ¼ 1þ gmRs:

In (4.25), Part A is the noise transfer function without harmonic folding, whilePart B corresponds to the harmonic folding. Similarly, linear analysis of tn;gm tð Þ hasthe state-space description

dtCi tð Þdt

¼ tn;gm tð ÞCiR1

� tCi tð ÞCiR2

ð4:26Þ

where

R1 ¼a3 þ Rs

RL

a3b3 þ b3Rs

RL� c3gmRs

;R2 ¼a3 þ Rs

RL

a3c3

a3 ¼ 1þ gmRs; b3 ¼gma3

Rs

RF1þ 1

� �

c3 ¼1RL

þ 1RF1

� gmRs

a3RLþ Rs

a3RLRF1:

From (4.26) together with (4.16) and (4.17), the output noise PSD transferfunction of Gm stage from Vn,gm to Vci [i.e., H0,gm(jω)] and its harmonic folding[i.e., Hn,gm(jω)] can be derived. Finally, the output noise PSD to Vo is,

V2n;out;gm ¼

Vn;gmðjxÞ 2 gm þ H0;gmgm þ H0;gm

RS

21Rs

þ 1RL

þ gm 2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part A

þX1

n¼�1;n 6¼0

gmHn;gm jxð ÞVn;gm jx� jnxsð Þ

1Rs

þ 1RL

þ gm

2

:

|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part B

ð4:27Þ

4.3 Harmonic Selectivity, Harmonic Folding and Noise 71

Page 82: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The simulated output noises at Vo due to tn;RS tð Þ and tn;gm tð Þ are shown inFig. 4.10a, whereas Fig. 4.10b, c show the output noise due to tn;sw tð Þ and its keyharmonic folding terms, respectively. Similar to the signal transfer function, theoutput noises from RS and Gm are alike a comb, and can be considered as nar-rowband around nωs. Unlike the traditional wideband LNAs that have widebandoutput noise, here the output noise around the LO harmonics is much less than thatat the LO 1st harmonic. Thus, a wideband passive mixer follows the GB-BPF fordownconversion, with the noise due to harmonic folding being much relaxed.Besides, the noise transfer function of Rsw is a notch function, while its harmonicfolding terms are bandpass with much smaller amplitude. This is also true for theconventional N-path passive mixer as analyzed in [15, Eq. 45] with a differencemethod. Around nωs where the in-band signal exists, the main contribution to itsnoise is the folding from higher harmonics, which is much less than the OB noise.The noise from Rsw is thus greatly suppressed, and a larger Rsw is allowed to relaxthe LO power. In other words, by re-sizing gm, smaller switches can be used for theSC branch while keeping a high OB selectivity filtering profile.

1

3

5

7

9

0.5 1 1.5 2 2.5

Input RF Frequency (GHz)

Ou

tpu

t N

ois

e P

ow

er (

V2/H

z)

x10-18

0.5

1.5

2.5

3.5

0.5 1 1.5 2 2.5

Input RF Frequency (GHz)

x10-19

Rs

Gm

Ou

tpu

t N

ois

e P

ow

er (

V2/H

z)

Rsw

(a) (b)

Vo(H0,sw)2

0.01

0.03

0.05

0.5 1 1.5 2 2.5

Input RF Frequency (GHz)

(c) x10-19

Ou

tpu

t N

ois

e P

ow

er (

V2/H

z)

2Vo(H8,sw)

Vo(H-8,sw)2

0.1

0.3

0.5

x10-19

Ou

tpu

t N

ois

e P

ow

er (

V2/H

z)0.5 1 1.5 2 2.5

Input RF Frequency (GHz)

(d)

Vo(H4,sw)2

Vo(H-4,sw)2

Fig. 4.10 Simulated output noise power at Vo due to: a RS and Gm, and b Rsw. The results are

consistent with Eqs. (4.23), (4.25) and (4.27) (not plotted). The output noise power V2o H0 jxð Þð Þ

with notch shape of Rsw is plotted in b using Eq. (4.25) Part A. The harmonic folding parts

V2o H�4 jxð Þð Þ and V2

o H�8 jxð Þð Þ using Eq. (4.25) Part B are plotted in c and d. The parameters areRsw = 30 Ω, RL = 80 Ω, RS = 50 Ω, Ci = 5 pF, gm = 100 mS, RF1 = 500 Ω, fs = 1 GHz,

N = 4, V2n;sw ¼ 4kTRsw ¼ 4:968� 10�19 V2=Hz

� �, V2

n;Rs ¼ 4kTRs ¼ 8:28� 10�19 V2=Hz� �

and

V2n;gm ¼ 4kT=gm ¼ 1:656� 10�19 V2=Hz

� �

72 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 83: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

4.3.3 Intuitive Equivalent Circuit Model

As shown in Fig. 4.5a, b, the filtering behavior at both Vi and Vo are similar to thatof a single-ended passive mixer, which motivates the re-modeling of the circuit inFig. 4.1a with two sets of single-ended passive mixers: one at Vi and one at Vo, asshown in Fig. 4.11a. With the proposed intuitive equivalent circuit, it is convenientto include the parasitic capacitances at both Vi and Vo by using a known theorydeveloped in [11, 16] as shown in Fig. 4.11b. The non-idealities due to LOphase/duty cycle mismatch can be analyzed similar to [16], while the variation ofgm to the in-band gain is similar to the condition of a simple inverter since the twosets of passive mixer are of high impedance at the clock frequency. Inside, were-model the switch’s on-resistance as Rswi at Vi with capacitance Cie, and Rswo atVo with capacitance Coe.

Rswi ¼ ðRsw==RF1ÞþRL

1þgmRL� RswþRL

1þgmRL

Cie ¼ ð1�gmRF1ÞRL

RLþRF1

� Ci

Rswo ¼ ðRsw==RF1ÞþRs

1þgmRs

Coe ¼ Ci:

8>>>>><>>>>>:

ð4:28Þ

Rswi described in (4.28) equals to (4.2). Thus, for far-out blockers, Rswi//Rie issmaller than Ri, which results in better ultimate rejection (Fig. 4.11a). The value ofCie is obvious, it equals the gain of the circuit multiplied by Ci, but without the SCbranch in the feedback. It can be designated as the open-SC gain, and it can beenlarged to save area for a specific –3-dB bandwidth. As an example, withRL = 80 Ω, Rsw = 30 Ω, RS = 50 Ω, Ci = 5 pF, gm = 100 mS and RF1 = 500 Ω, Cie iscalculated to be 33.79 pF, which is *6× smaller than Ci in the traditional design[10], thus the area saving in Ci is significant. For Rswo, it equals the output resis-tance with Rsw in the feedback. This is an approximated model without consideringthe loading from Rswi to Rswo.

RsRL

VoGm

Vi

VRF

Cie

LO2 LON

Cie

LO1

Cie

LO2 LONLO1

Coe

RF1

CoeCoe

Rswi Rswo

RsRL

VoGmVi

VRF

Cie

LO2 LON

Cie

LO1

Cie

LO2 LONLO1

Coe

RF1

CoeCoe

Rswi RswoRie

Cin

Co

Cf

Rie

(a) (b)

Fig. 4.11 Intuitive equivalent circuit of the GB-BPF: a a typical Gm, and b a non-ideal Gm withparasitic capacitances Cin, Co and Cf

4.3 Harmonic Selectivity, Harmonic Folding and Noise 73

Page 84: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

To verify it, the frequency responses of Figs. 4.1a and 4.11a are plotted togetherin Fig. 4.12a, b for comparison. It is observed that their –3-dB bandwidth and gainaround ωs fit well with each other, since the loading from the mutual couplingbetween the SC for IB signal is less an issue than that of OB blockers. As expected,the ultimate rejection in Fig. 4.11a is better than that in Fig. 4.1a. Note that theparasitic capacitances Cin at Vi and Co at Vo have been included in Fig. 4.11b. Also,to account Cgs of the Gm’s two MOSFETs (Fig. 4.1a), a parasitic capacitance Cf isplaced in parallel with RF1. Still, the accuracy of the equivalent circuit is acceptablearound fs, as shown in Fig. 4.13a, b. It is noteworthy that the gain at around ωs fitsbetter with each other than that of 2ωs, 3ωs, etc. For the influence of Cin and Co, itmainly lowers the IB gain and slightly shifts the resonant frequency [4, 16]. For Cf,it induces Miller equivalent capacitances at Vi and Vo, further lowering the gain andshifting the center frequency. With (4.28) and the RLC model, the –3-dB bandwidthat Vi is derived as,

2Dfi3dB ¼ 1

4pðRs==RF1þRL

1þgmRLÞCi:e:

:

-14

-10

-6

0 1 2 3 4

Input RF Frequency (GHz)

-10

0

10

0 1 2 3 4Input RF Frequency (GHz)

Gai

n a

t V

o (d

B)

Gai

n a

t V

i (d

B)

Fig. 1(a) Sim.Fig. 11(a) Sim.

(a) (b)

Fig. 1(a) Sim.Fig. 11(a) Sim.

Fig. 4.12 Simulation comparison of Figs. 4.1a and 4.11a: a gain at Vi and b gain at Vo. Theparameters are Rsw = 30 Ω, RL = 80 Ω, RS = 50 Ω, Ci = 5 pF, gm = 100 mS, RF1 = 500 Ω,fLo = 1 GHz and N = 4

-15

-13

-11

-9

0 1 2 3 4

Input RF Frequency (GHz)0 1 2 3 4

Input RF Frequency (GHz)

-20

-10

0

10

Gai

n a

t V

i (d

B)

Gai

n a

t V

o (d

B)

(a) (b)

Fig. 1(a) Sim.Fig. 11(a) Sim.

Fig. 1(a) Sim.Fig. 11(a) Sim.

Fig. 4.13 Simulation comparison of Fig. 4.11a, b: a gain at Vi and b gain at Vo. The parametersare the same as Fig. 4.12, with the additional Cin = 1 pF, Co = 1 pF and Cf = 500 fF

74 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 85: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

4.4 Design Example

A 4-path GB-BPF suitable for full-band mobile-TV or IEEE 802.11af cognitiveradio is designed and simulated with 65-nm GP CMOS technology. The circuitparameters are summarized in Table 4.1. The transistor sizes for the self-biasedinverter-based Gm are: (W/L)PMOS = (24/0.1) × 4 and (W/L)NMOS = (12/0.1) × 4.The 0.1-μm channel length is to raise the gain for a given power and gm value. Theswitches are NMOS with (W/L)sw = 25/0.06. Ci is realized with MiM capacitor.

As shown in Fig. 4.14a, the passband is LO-defined under fs = 0.5, 1, 1.5 and2 GHz and S11 ≤ 15 dB in all cases. The –3-dB BW ranges between 41 and48 MHz, and is achieved with a total MiM capacitance of 20 pF. The calculated Cie

based on (4.28) is thus *40 pF, and the required Cie for 4 paths is 160 pF. The –

3-dB BW at 2 GHz is larger due the parasitic capacitor that reduces the Q of theGB-BPF. The gain is 12.5 dB at 0.5-GHz RF, which drops to 11 dB at 2-GHz RFwith an increase of NF by <0.1 dB as shown in Fig. 4.14b. The IIP3 improves fromIB (–2 dBm) to OB (+21.5 dBm at 150-MHz offset) as shown in Fig. 4.14c. For thecircuit non-idealities, 10 % of LO duty cycle mismatch only induce a small vari-ation of IB gain by around 0.05 dB. For a gm variation of 10 %, the IB gainvariation is 0.07 dB at 500-MHz LO frequency. The performance summary is givenin Table 4.2.

0

10

20

0 50 100 150

2.14

2.18

2.22

0.5 1 1.5 2Input RF Frequency (GHz)

NF

(d

B)

Δf (MHz)

IIP3

(dB

m)

0 0.5 1 1.5 2 2.5

-20

-10

0

10

Input RF Frequency (GHz)

0.5GHzfs:

S11

an

d G

ain

R

esp

on

se (

dB

)

Gain

S11

(a)

(c)(b)

1GHz 1.5GHz 2GHz

Fig. 4.14 Simulated a voltage gain and S11 with different fs showing the LO-defined bandpassresponses. b NF versus input RF frequency. c IB and OB IIP3

4.4 Design Example 75

Page 86: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

4.5 Conclusions

This chapter has described the analysis, modeling and design of a GB-BPF thatfeatures a number of attractive properties. By using a transconductance amplifier(Gm) as the forward path and an N-path SC branch as its feedback path, double RFfiltering at the input and output ports of the Gm is achieved concurrently. Moreover,when designed for input impedance matching, both in-band gain and bandwidth canbe customized due to the flexibility created by Gm. Both the power and areaefficiencies are improved when compared with the traditional passive N-path filterdue the loop gain offered by Gm. All gain and bandwidth characteristics have beenverified using a RLC model first, and later with the LPTV analysis to derive the R,L and C expressions. The harmonic selectivity, harmonic folding and noise havebeen analyzed and verified by simulations, revealing that the noise of the switchesis notched at the output, benefitting the use of small switches for the SC branch,saving the LO power without sacrificing the selectivity. The design example is a4-path GB-BPF. It shows >11 dB gain, <2.3-dB NF over 0.5-to-2-GHz RF, and+21-dBm out-of-band IIP3 at 150-MHz offset, at just 7 mW of power. Thedeveloped models also backup the design of the ultra-low-power receiver in [9] formulti-band sub-GHz ZigBee applications.

Table 4.2 Simulatedperformance summary in65-nm CMOS

Tunable RF (GHz) 0.5–2

Gain (dB) 11–12.5

NF (dB) 2.14–2.23

IIP3IB (dBm)1

IIP3OB (dBm) (Δf = +25 MHz)1

IIP3OB (dBm) (Δf = +50 MHz)1

IIP3OB (dBm) (Δf = +100 MHz)1

IIP3OB (dBm) (Δf = +150 MHz)1

−2+7+12+18+21.5

BW (MHz) 41–48

Power (mW) @ Supply (V) 7 @ 11fs = 500 MHz, two tones at fs + Δf + 2 MHz andfs + 2Δf + 4 MHz

Table 4.1 Key parameters inthe design example

gm (mS) Rsw (Ω) RF1 (Ω) RL (Ω) Ci (pF)

76 20 1 k 120 5

76 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 87: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Appendix A: The Derivation of Eq. (4.18)

Here we rewrite Eq. 4.17 as follows:

H0;RF jxð Þ ¼ xrc;B

xrc;A þ jxþ 1� ej xð Þ TS�smð Þ

xrc;A þ jxGSE jxð ÞfsN ðA:1Þ

GSE jxð Þ ¼ ejxsm � e�xrc;Asm

ej2px=xs � e�xrc;Asm� 1

xrc;A

xrc;Bþ jx

xrc;B

Let x ¼ nxs and assume xrc;B and xrc;A � xs, we have

xrc;B

xrc;A þ jx¼ xrc;B

xrc;A þ jnxs� xrc;B

jnxs� 0 ðA:2Þ

1� ejx TS�smð Þ

xrc;A þ jx¼ 1� ejnxs TS�DTSð Þ

xrc;A þ jnxs� 1� ejnxsTSð1�DÞ

jnxs¼ 1� e�j2pnD

jnxsðA:3Þ

ejxsm � e�xrc;Asm

ej2px=xs � e�xrc;Asm� 1

xrc;A

xrc;Bþ jx

xrc;B

� ejnxssm � e�xrc;Asm

ej2pn � e�xrc;Asm� xrc;B

jnxs

¼ ejnxsDTS � e�xrc;ADTS

ej2pn � e�xrc;ADTS� xrc;B

jnxs¼ ejnxsDTSþxrc;ADTS � 1

ej2pnþxrc;ADTS � 1� xrc;B

jnxs

¼ ejnxsDTSþxrc;AD2p

xs � 1

ej2pnþxrc;AD2p

xs � 1� xrc;B

jnxs� ejnxsDTS � 1

exrc;AD2p

xs � 1� xrc;B

jnxs

� ejnxsDTS � 1xrc;AD2p

xs

� xrc;B

jnxs¼ ejnxsDTS � 1

xrc;AD2p� xrc;B

jn

ðA:4Þ

Substitute (A.2)–(A.4) into (A.1), we get

H0;RF nxsð Þ � 1� e�j2pnD

jnxs� e

jnxsDTS � 1xrc;AD2p

� xrc;B

jn� fsN

¼ 1� e�j2pnD

jnxs� e

j2pnD � 1xrc;AD2p

� xrc;B

jn� fsN

¼� Nxrc;Bðej2pnD � 2þ e�j2pnDÞxrc;ADðn2pÞ2

¼ 2Nð1� cos2pnDÞ4DðnpÞ2 � xrc;B

xrc;A

Around the clock frequency xs, n should be equal to 1.

Appendix A: The Derivation of Eq. (4.18) 77

Page 88: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Appendix B: The Derivation of Lp and Cp

First, the relationship between Vp and VRF should be derived, where Vp is thevoltage across Lp. From Fig. 4.1b, we have

V1 ¼ Vp þ V0Vi�V1

Rswþ Vi�V0

RF¼ gmVi þ V0

RL

VRF�Vi

RS¼ gmVi þ V0

RL

8><>: ðB:1Þ

Simplified (B.1), we get

Vp ¼ VRFε1Rsw

þ b1ε1 � c1ðB:2Þ

where

b1 ¼1RL

þ 1RF1

þ 1Rsw

þ a1Rs

RLð1þ gmRsÞ1RL

þ gm

a1 ¼ 1Rsw

þ 1RF1

� gm

c1 ¼ � a1b1R2sw

b1 � 1� a1b1Rsw

ε1 ¼ 1þ gmRs

a1

Since Vp should be the same either it is derived from the RpLpCp model or fromthe LPTV analysis. That is Vp = VCi, where VCi is the voltage across Ci in LPTVanalysis. Let the denominator of (B.2) equal to zero, that is

ε1

Rswþ b1ε1 � c1 ¼ 0 ðB:3Þ

From (B.3), we have

Zp ¼ a1b1R2sw

b1 � 1� a1b1Rsw¼ �c1 ¼

sRpLp

Rp þ sLp þ s2LpRpCpðB:4Þ

where Zp = sLp//(1/sCp)//Rp.Besides, from Eq. 4.17, we recognize that when s ¼ � 1

N � xrcA � jxs, VCi willbe infinity. Thus, substitute the above s value into (B.4), we have

78 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 89: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

c1Rp þ � 1N� xrca � jxs

� �c1Lp þ LpRp� �þ � 1

N� xrca � jxs

� �2

c1LpRpCp ¼ 0

ðB:5Þ

For (B.5) to be satisfied, both of its imaginary part and real part should equal tozero simultaneously. Thus, we get

Cp ¼ c1 þ Rp

2Dxrc;Ac1Rp

Lp ¼ c1Rp

Dxrc;A c1 þ Rp� �� ðD2x2

rc;A � x2s Þc1RpCp

where D = 1/N is the duty cycle of the LO.

References

1. C. Andrews, A. Molnar, A passive mixer-first receiver with digitally controlled and widelytunable RF interface. IEEE J. Solid-State Circ. 45, 2696–2708 (2010)

2. C. Andrews, A. Molnar, Implications of passive mixer transparency for impedance matchingand noise figure in passive mixer-first receivers. IEEE Trans. Circ. Syst. I, Reg. Pap. 57, 3092–3103 (2010)

3. D. Murphy, H. Darabi, A. Abidi, A. Hafez, A. Mirzaei, M. Mikhemar, M. Chang, Ablocker-tolerant, noise-cancelling receiver suitable for wideband wireless applications.IEEE J. Solid-State Circ. 47(12), 2943–2963 (2012)

4. M. Darvishi, R. van der Zee, B. Nauta, Design of active N-Path filters. IEEE J. Solid-StateCirc. 48(12), 2962–2976 (2013)

5. A. Mirzaei, H. Darabi, A. Yazdi, Z. Zhou, E. Chang, P. Suri, A 65 nm CMOS quad-bandSAW-less receiver SOC for GSM/GPRS/ EDGE. IEEE J. Solid-State Circ. 46(4), 950–964(2011)

6. A. Mirzaei, H. Darabi, D. Murphy, A low-power process- scalable superheterodyne receiverwith integrated High-Q filters, ISSCC Dig. Tech. Papers, pp. 60–61, Feb. 2011

7. S. Youssef, R. van der Zee, B. Nauta, Active feedback technique for RF channel selection infront-end receivers IEEE. J. Solid-State Circ. 47, 3130–3144 (2012)

8. M. Darvishi, R. van der Zee, E. Klumperink, B. Nauta, Widely tunable 4th order switched Gm-C band-pass filter based on N-Path filters. IEEE J. Solid-State Circ. 47(12), 3105–3119 (2012)

9. Z. Lin, P.-I. Mak, R.P. Martins, A 0.5 V 1.15 mW 0.2 mm2 Sub- GHz ZigBee receiversupporting 433/860/915/960 MHz ISM bands with zero external components. ISSCC Dig.Tech. Papers, pp. 164–165, Feb. 2014

10. A. Ghaffari, E. Klumperink, M. Soer, B. Nauta, Tunable High-Q N-path band-pass filters:modeling and verification. IEEE J. Solid State Circ. 46(5), 998–1010 (2011)

11. A. Mirzaei, H. Darabi, J. Leete et al., Analysis and optimization of direct-conversion receiverswith 25 % duty-cycle current-driven passive mixers. IEEE Trans. Circ. Syst. I, Reg. Pap. 57,2353–2366 (2010)

12. B. Razavi, RF Microelectronics, 2nd edn. (Prentice-Hall, New Jercy, 2011)

Appendix B: The Derivation of Lp and Cp 79

Page 90: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

13. M. Soer, E. Klumperink, P. deBoer, F. vanVliet, B. Nauta, Unified frequency domain analysisof switched-series-RC passive mixers and samplers. IEEE Trans. Circuits Syst. I, Reg. Papers,vol. 57, no. 10, pp. 2618–2631, Oct. 2010

14. A. Ghaffari, E. Klumperink, M. Soer, B. Nauta, Tunable N-Path notch filters for blockersuppression: modeling and verification. IEEE J. Solid-State Circ. 48, 1370–1382 (2013)

15. A. Mirzaei, H. Darabi, D. Murphy, Architectural evolution of integrated M-Phase High-Qbandpass filters. IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 52–65, Jan. 2012

16. A. Mirzaei, H. Darabi, Analysis of imperfections on performance of 4-Phasepassive-mixer-based High-Q bandpass filters in SAW-less receivers. IEEE Trans. Circ.Syst. I, Reg. Pap. 58(5), 879–892 (2011)

80 4 Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor …

Page 91: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 5A Sub-GHz Multi-ISM-Band ZigBeeReceiver Using Function-Reuseand Gain-Boosted N-Path Techniquesfor IoT Applications

5.1 Introduction

Internet of Things (IoT) represents a competitive and large market for short-rangeultra-low-power (ULP) wireless connectivity [1, 2]. According to [3], by 2020 theIoT market will be close to hundreds of billion dollars (annually *16 billions). Tobring down the hardware cost of such massive inter-connections, sub-GHz ULPwireless products compliant with the existing wireless standard such as the IEEE802.15.4c/d (ZigBee) will be of great demand, especially for those that can cover allregional ISM bands [e.g., China (433 MHz), Europe (860 MHz), North America(915 MHz) and Japan (960 MHz)]. Together with the obvious goals of small chiparea, minimum external components and ultra-low-voltage (ULV) supply (forpossible energy harvesting), the design of such a receiver poses significantchallenges.

The tradeoffs among multi-band operation, power, area and noise figure(NF) are described in Fig. 5.1. A multi-band receiver (Fig. 5.1a) can be resortedfrom multiple low-noise amplifiers (LNAs) with shared I/Q mixers and baseband(BB) lowpass filters (LPFs). As such, each LNA and its input matching networkcan be specifically optimized for one band using passive-LC resonators,improving the NF, selectivity and gain. Although a single wideband LNA withzero LC components is preferred to reduce the die size (Fig. 5.1b), the NF andpower requirements of the LNA are much higher. Moreover, when the outputnoise of the LNA is wideband, more harmonic-folding noise will be inducedby its subsequent mixers (under hard switching). All these facts render widebandreceivers [4] generally more power hungry than its narrowband counterparts[5–7].

In contrast, a wide-range-tunable narrowband RF front-end is of greater potentialto realize a multi-band ULP receiver. While sub-GHz passive LC resonators are

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_5

81

Page 92: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

area hungry, the N-path switched-capacitor (SC) network [8, 9] appears as a pro-spective alternative to replace them. It behaves as a tunable lossy LC resonator withits center frequency accurately defined by the clock. Inspired by it, this bookintroduces a function-reuse RF front-end with signal orthogonality [10], and again-boosted N-path SC network [11] for tunable RF filtering and input impedancematching. External components are avoided, while multi-band operation, strongerRF filtering, smaller physical capacitor size, and lower LO power are concurrentlyachieved when compared with the traditional designs [8, 9]. Together with alow-voltage current-reuse VCO-filter, the described multi-band receiver [12]exhibits comparable performances with respect to other single-band-optimizeddesigns [5–7, 13–16].

Section 5.2 overviews the state-of-the-art ULP techniques. The gain-boostedN-path SC network is detailed in Sect. 5.3, which leads to three receiver archi-tectures having several core properties fundamentally differing from the conven-tional. Section 5.4 details the design of the current-reuse VCO-filter. Measurementresults and performance benchmarks are given in Sect. 5.5, and conclusions aredrawn in Sect. 5.6.

BBI

BBQ

LPF

÷2

MixerMatching Network

LNA

Wideband Noise

fLO

Passive Pre-Gain

Narrowband LNA

Harmonic- Folding Noise

LNA

5fLO3fLO fLO 5fLO3fLO

LOQ

LOI

Signal

BBI

BBQ

LPF

÷2

MixerMatching Network

LNA

Wideband Noise

fLO

Harmonic- Folding Noise

LNA

5fLO3fLO fLO 5fLO3fLO

LOQ

LOI

Signal

Wideband LNANo Pre-Gain

(a)

(b)

Fig. 5.1 Multi-band receivera Using multiple LNAs andmatching networks forpre-gain and pre-filtering, orb Using one wideband LNAto save the die area butdemanding more power tolower the NF and nonlinearitydue to no pre-gain, nopre-filtering and moreharmonic-folding noise

82 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 93: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

5.2 ULP Techniques: Current Reuse, ULV and ProposedFunction Reuse + Gain-Boosted N-Path SC Network

Entered into the nanoscale CMOS regime, the transistors feature sufficiently high fTand low VT favoring the use of a current-reuse architecture. Moreover, by con-veying the signal in the current domain, both the RF bandwidth and linearity can beimproved. Our previous work [15, 16] was inspired by those facts; it unifies mostRF-to-BB functions in one cell for current-mode signal processing at a typical1.2-V supply, resulting in a high IIP3 (–6 dBm) at small power (2.7 mW) and area(0.3 mm2). Yet, for power savings, another 0.6-V supply was still required for therest of the circuitries, complicating the power management. The 2.4-GHz ULVreceiver in [13, 14] facilitates single 0.3-V operation of the entire receiver at1.6 mW for energy harvesting, but the limited voltage headroom and transistor fTcall for bulky inductors and transformers to assist the biasing and tune out theparasitics, penalizing the area (2.5 mm2). Finally, since both of them target only the2.4-GHz band, a fixed LC network (on-chip in [15, 16] and off-chip in [13, 14]) canbe employed for input matching and passive pre-gain (save power). This techniqueis however costly and inflexible for multi-band designs.

The described multi-band receiver is based on a function-reuse RF front-endimplemented with a gain-boosted N-path SC network. The cost is low and die areais compact (0.2 mm2) as on/off-chip inductors and transformers are all avoidedexcept the VCO. The power is squeezed by recycling a set of inverter-basedamplifiers for concurrent RF (common mode) and BB (differential mode) ampli-fication, resulting in low-voltage (0.5 V) and low-power (1.15 mW) operation.

5.3 Gain-Boosted N-Path SC Networks

The proposed gain-boosted N-path SC network can generate an RF output when itis considered as a LNA or bandpass filter [11], or BB outputs when it is consideredas a receiver (this work). We describe three alternatives to realize and study such anetwork. With the linear periodically time-variant (LPTV) analysis, the BB signaltransfer function (STF) and noise transfer function (NTF) are derived and analyzed.Besides, three intuitive functional views are given to model their gain responses.

5.3.1 N-Path Tunable Receiver

According to [9], by having an N-path SC network as the feedback path of a gainstage (labeled with the symbol 4Gm), an N-path tunable LNA (or bandpass filter)can be realized with the RF output taken at Vo (Fig. 5.2). This topology has anumber of core benefits when compared with the existing N-path filtering [8, 9].

5.2 ULP Techniques … 83

Page 94: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

First, double-RF filtering at Vi and Vo is achieved with one N-path SC network.Second, tunable input impedance matching is possible at Vi. Third, the loop gainassociated with 4Gm reduces the impact of Rsw (mixer’s ON resistance) to theultimate out-of-band (OB) rejection. Fourth, similar to the continuous-time Millercapacitor, for a given RF bandwidth (BW), the required Ci can be reduced by theloop gain associated with 4Gm. Fifth, the NTF of Rsw to Vo is a notch functionaround the clock frequency fs. Thus, small switches are allowed without degradingthe NF, saving the LO power. Finally, the output noise at Vo is narrowband with acomb-filter shape, reducing the harmonic-folding noise when it is followed by awideband passive mixer.

Interestingly, if such an operation principle is extended to Fig. 5.3a–d, theN-path tunable LNA can be viewed as a passive-mixer receiver, with all capacitorsCi driven by a 4Gm stage. The BB outputs are taken at VB1-N. Unlike the originalpassive-mixer-first receiver [17, 18] that offers no gain at VB1-N, this receiver has a

Ci

4Gm

LO11/fs

Vo

LO2

LONLON

LO2

LO1

Vi

VRF

Rs

Rsw

Fig. 5.2 N-path tunable LNAor bandpass filter [11]. It canprovide input impedancematching at Vi

CiVRF

Rs

LO1

Rsw

CiVRF

Rs

LO1

Rsw

CiVRF

Rs LO1Rsw

CiLON

CiVRF

RsLO1Rsw

CiLON

VB1 VB1

VB1

VBN

VB1

VBN

(a) (b)

(c) (d)

4Gm

4Gm

Vo

Vo

Fig. 5.3 The N-path tunable LNA in Fig. 5.2 can be re-arranged as an N-path tunable receiver bytaking the BB outputs at VB1-N on top of Ci, like a single-path passive mixer with gain boosting asshown in a, b, or an N-path passive mixer with gain boosting as shown in c, d

84 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 95: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

relatively large BB gain at VB1-N surmounting the NF limitation. Thefrequency-translational RF filtering at Vi and Vo are realized by LO1-LON to up-convert the BB signals VB1-N to RF, and in-phase summed together.

To establish a basic operation theory, the analysis below follows the LPTVmethod [11, 19]. For simplicity, N = 4 is employed to allow basic I/Qdownconversion with LO1-LO4 as 25 %-duty-cycle non-overlapping clocks. Thetiming diagram of LO1 is shown in Fig. 5.4a. 4Gm can be based on a self-biasedinverter amplifier with gm1 as the transconductance, RL as the output resistanceand RF1 as the feedback resistor. LO2-4 are similar to LO1 with a time delay.The analysis is conducted for VB1 while for VB2-4, when fRF is around qfs, thephase relation between the BB voltages VBi (1 ≤ i ≤ 4) can be described by

VBm = VBn ejqpðm�nÞ

2 , (1 ≤ (m,n) ≤ 4). Thus, VB1 and VB3 (VB2 and VB4) are eitherout-of-phase or in-phase with each other, depending on the input frequency.When LO1 is high (K = 1), linear analysis reveals the following state-spacedescription,

dtCi tð Þdt

¼ tRF tð ÞCiR1

� tCi tð ÞCiR2

ð5:1Þ

where

R1 ¼1þ Rsw

RF1þ RswþRS

RLþ RswRS

RF1RLþ gm1RS þ gm1RswRS

RF1

1RL

þ gm1

ð5:2Þ

R2 ¼1þ Rsw

RF1þ RswþRS

RLþ RswRS

RF1RLþ gm1RS þ gm1RswRS

RF1

1RF1

þ 1RL

þ RS

RF1RLþ gm1RS

RF1

ð5:3Þ

When LO1 is low (K = 2), we have

dtCi tð Þdt

¼ 0 ð5:4Þ

From (5.1) to (5.4), the harmonic transfer functions (HTFs) for the intervalsK = 1 and K = 2 are derived in (5.5) and (5.6), respectively,

Hn;1;RF jxð Þ ¼ xrc;B

xrc;A þ jx� 1� e�jnxss1

j2pnþ 1� ejxs2

xrc;A þ jxG jxð Þfs ð5:5Þ

Hn;2;RF jxð Þ ¼ � 1� ejxs2

jxG jxð Þfs ð5:6Þ

5.3 Gain-Boosted N-Path SC Networks 85

Page 96: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

where,

G jxð Þ ¼ ej x�nxsð Þs1 � e�xrc;As1

ej2p x�nxsð Þ=xs � e�xrc;As1� 1

xrc;A

xrc;Bþ j x�nxsð Þ

xrc;B

ð5:7Þ

ωrc,A = 1/R2Ci, ωrc,B = 1/R1Ci, s1 ¼ Ts4 and s2 ¼ 3Ts

4 : Here, G jxð Þ represents theswitching moment transfer function as defined and calculated in [11, 19]. Bycombining (5.5–5.7), the harmonics transfer function from VRF to Ci is derived,

Hn;RF jxð Þ ¼ VCiðjxÞVRFðjxÞ ¼ Hn;1;RF jxð Þ þ Hn;2;RF jxð Þ ð5:8Þ

For the BB signal around fs, the voltages sampling at Ci are differential, and Vo

is thus the virtual ground and the state of the circuit VCi(jω) (voltage across Ci) isequal to VBm(jω), where 1 ≤ m ≤ 4. Although the results from the LPTV analysisare exact, they are lacking in conceptual intuition that can be of more practical valuefor designers. To compare with the usual receiver concept that is based on cascadeof blocks, a functional view of a 4-path tunable receiver is given in Fig. 5.4b tomodel the gain response. An ideal buffer amplifier (infinite input impedance and

Vi Buf4Gm

RF1

VB1

VB3Ci

CiLO1

LO3

High Impedance I Channel

(a)

(b)

Q Channel

VO

VDD

RL

gm1

K = 1 K = 2

nTs (n+1)Ts

tLO1

K = 1

Ts/4 3Ts/4

2τCiVRF

Rs LO1Rsw

CiLO4

VB1

VB4

4Gm

CiLO1

LO2

LO4

Fig. 5.4 a Timing diagram of LO1 and the 4-path tunable receiver. b Functional view of a 4-pathtunable receiver to model the gain response

86 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 97: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

zero output impedance) is introduced into the model implying that the passivemixer has no loading effect to the front-end 4Gm stage. Note that the model isinapplicable for studying the noise, since the noise sources from the functional vieware separated, and thus considered as uncorrelated. Differently with the noisesources of the proposed receiver, they are considered as correlated. From thisfunctional view, the mixers are reused for two roles: double-RF filtering (i.e., as twoN-path filters at both input and output of the gain stage) and frequency down-conversion (i.e., as an N-path mixer). For the associated capacitors, they are alsoreused for both double-RF filtering (associated with the 4-path SC network) and BBfiltering at VB1-4. These properties lower the LO power and chip area while pro-viding stronger RF filtering. For the RF gain at Vo, although it has been studied in[11] by the LPTV analysis, it can also be derived by the upconversion of VB1-4 andsummed together at Vo as given by,

to tð Þ ¼X4m¼1

tBm tð ÞLOm tð Þ ð5:9Þ

After applying Fourier series analysis to (5.9) around fs, we have,

Vo jxð Þ ¼ 2ffiffiffi2

p

pVB1 jxð Þ ¼

ffiffiffi2

p

pVB1;3 jxð Þ ð5:10Þ

which is an approximation as the influence of Rsw is ignored. Here VB1,3 = VB1–

VB3. To verify it, the BB and RF STFs of the N-path tunable receiver are plottedtogether in Fig. 5.5. The RF gain is *8 dB smaller than that of the BB gain, closeto the prediction by (5.10). Also, the BB gain from the functional view is plotted,which fits well with the original gain-boosted in-band (IB) signal.

The power spectral density (PSD) of the BB output noise is derived inAppendix A, while the PSD of the RF output noise at Vo has been studied in [11].

-6

4

14

24

0.4 0.42 0.44 0.46 0.48 0.5

Input Frequency (GHz)

Gai

n (

dB

)

BB Gain @ VB1,3[Fig. 4(b)]

BB Gain @ VB1,3

RF Gain @ VO

Fig. 5.5 Simulated BB gain and RF gain of the 4-path tunable receiver (Fig. 5.4a), and thesimulated BB gain from the functional view in Fig. 5.4b

5.3 Gain-Boosted N-Path SC Networks 87

Page 98: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The simulated results are given in Fig. 5.6 (using the model of Fig. 5.17 inAppendix A). From simulations, the differential output noise power from Rsw andRF1 are much smaller (around two orders of magnitude) than that from Rs to 4Gm.Thus, the noise contributions from Rsw to RF1 are greatly suppressed, making smallmixer’s switches and large RF1 possible (constrained by input impedance matchingand the required RF filtering). Unlike the passive-mixer-first receiver [17, 18] wherethe BB NF from Rsw is approximately (Rsw/Rs + γ), here γ is a factor from theharmonic folding. Thus, for the passive-mixer-first design, the BB NF due to Rsw isusually of a similar order of magnitude as Rs. Besides, a small Rsw and additionalLO paths are required to minimize such effect.

We also show the simulated BB NF for VB1,3 and RF NF at Vo (Fig. 5.7), whereVB1,3 = VB1–VB3 and similar notations such as VX1,3 = VX1–VX3 have the sameimplication in the following text. Interestingly, the BB NF is smaller than the

0

0.4

0.8

1.2

0 5 10 15 20BB Frequency (MHz)

Rs

4Gm

Ou

tpu

t N

ois

e P

ow

er (

V2 /

Hz)

10-15

0.5

1.5

2.5

3.5

4.5

0 5 10 15 20

BB Frequency (MHz)

Ou

tpu

t N

ois

e P

ow

er (

V2 /

Hz)

Rsw

RF1

10xx -17

(a) (b)

Fig. 5.6 a Simulated output-noise PSD at the differential BB outputs (VB1,3) due to a Rs and 4Gm.b Rsw and RF1. The simulation parameters are RL = 800 Ω, Rs = 50 Ω, Rsw = 30 Ω, gm1 = 20.55 mS,

Ci = 12.5 pF, fs = 400 MHz, RF1 = 5 kΩ, V2n;sw = 4kTRsw = 4.968 × 10−19 (V2/Hz),

V2n;Rs = 4kTRs = 8.28 × 10−19 (V2/Hz), V2

n;gm1 = 4kT/gm1 = 8.058 × 10−19(V2/Hz) and

V2n;RF1 = 4kTRF1 = 828 × 10−19 (V2/Hz)

3.3

3.5

3.7

3.9

4.1

0.001 0.01 0.1 1 10

Offset Frequency (MHz)

NF

(d

B)

BB NF @ VB1,3

RF NF @ Vo

Fig. 5.7 Simulated NF of the N-path tunable receiver with the RF output (RF NF @ Vo) or BBoutputs (BB NF @ VB1,3)

88 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 99: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

RF NF at the LNA’s output Vo, since the BB gain (or noise) and RF gain (or noise)are concurrent but happened under different STF (or NTFs). This characteristicunderlines a fundamentally different concept when compared with the traditionalreceiver that is based on the cascade of blocks, where the RF NF should be smallerthan the BB NF. Note that for the BB NF, the even-harmonic-folding noise due tothe LO contributes only common-mode noise at the BB outputs, which will berejected differentially. However, it will contribute to the RF noise at Vo due to itssingle-ended nature. This is one of the senses that the BB NF can be smaller thanthe RF NF. The authors are still pursuing deeper exploration of this topic and thisbook serves as the foundation. Furthermore, the 1/f noise around DC from thetransconductance devices are upconverted to fs with little influence to the totaloutput noise at DC [as shown in (A.1)]. This was verified by simulations (Fig. 5.7)where the BB NF at 1 kHz has increased by only 0.15 dB. Thus, shortchannel-length devices can be employed without degrading the BB low-frequencynoise.

5.3.2 AC-Coupled N-Path Tunable Receiver

Another alternative to implement such a gain-boosted N-path SC network is shownin Fig. 5.8a. The mixers are placed on the feedback path while the input isAC-coupled by capacitors that simplify the cascading of itself for a higher order offiltering. Without considering the memory effect of capacitor Ci, the operation ofthis architecture can be explained as follows: Initially, at RF frequency, thecapacitor Ci can be assumed as a short circuit. The input signal VRF is thus directlycoupled to each gain stage Gm (Gm has a transconductance of gm2, output resistanceof 4RL, and feedback resistor of RF2) and is amplified along path A (Fig. 5.8a) whilethe signal along the feedback path is downconverted to BB and summed at Vo,which will be zero since LO1 and LO3 are 180° out-of-phase with each other (thesame is true for LO2,4). After that, the amplified RF signal at Vo is immediatelydown-converted to BB by the 4-path I/Q passive mixers along path B (Fig. 5.8b).The BB signals at VB1,I+ and VB1,I- are differential (the same is true for VB1,Q+ andVB1,Q-). Thus, node Vi is a virtual ground. The I/Q BB signals will be amplified andsummed together again at Vo, which should be zero. This process is explicitlymodeled in Fig. 5.8c. Similar to Fig. 5.4b, an ideal buffer amplifier is insertedbetween the front-end gain stage (with small signal transconductance gm1 andfeedback resistor RF2/4 for the 4Gm stage, as the 4 paths are parallelized) and I/Qpassive mixers. When the memory effect of Ci is accounted, the 4-path SC networkcan be modeled at the feedback path of the 4Gm stage, providing double-RF fil-tering at both its input and output nodes.

With sufficiently large RF2, the voltages (i.e., the circuit states) sampling at Ci areindependent [19]. Around the clock frequency, in the steady state, the BB voltagessampling at Ci are υCi(t), jυCi(t), –υCi(t) and –jυCi(t) respectively for LO1-4. WhenLO1 is high, linear analysis shows the following state-space description,

5.3 Gain-Boosted N-Path SC Networks 89

Page 100: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

CidtCi tð Þdt ¼ to tð Þ

RLþ ðtB1;Iþ tð Þ þ tB1;I� tð Þ þ tB1;Qþ tð ÞþtB1;Q� tð ÞÞgm2

tRF tð Þ� ti tð ÞRS

¼ CidtCi tð Þdt

ti tð Þ ¼ tCi tð Þ þ to tð Þ þ RswCidtCi tð Þ

dtti tð Þ � tB1;Iþ tð Þ ¼ tCi tð Þti tð Þ � tB1;I� tð Þ ¼ �tCi tð Þti tð Þ � tB1;Qþ tð Þ ¼ jtCi tð Þ

ti tð Þ � tB1;Q� tð Þ ¼ �jtCi tð Þ:

8>>>>>>>>>>>>><>>>>>>>>>>>>>:

ð5:11Þ

Simplifying (5.11), the same equation as in (5.1) is obtained, with RF1 = ∞ forR1 and R2. When LO1 is low, it is in the hold mode, which can be described by(5.4). Thus, the same BB voltages VB1,I± (VB1,Q±) as in GB-SC are expected. Forthe RF voltage at Vo, it can be evaluated by (5.10), rendering the same RF voltagegain as in Fig. 5.2. For the BB NTF from Gm, Rsw, Rs and RF2, they are also similarto those of Fig. 5.2.

VRF

Rs

Gm VoRs

VRF

+ -Vci

-+ Vci-

-+ Vcij

-+ -jVci

Ci

Ci

Ci

LO3

LO2

LO4

Vi

Gm

Gm

LO1

Gm

Ci

Common-Mode RF Signal A Differential BB Signal B

Gm VoRs

VRF

+ -Vci

-+ Vci-

-+ Vcij

-+ -jVci

Ci

Ci

Ci

LO3

LO2

LO4

Vi

Gm

Gm

LO1Gm

Ci

4Gm

4-Path SC Network

Buf4Gm

RF2/4

VB1,I+

VB1,I-

Ci

CiLO1

LO3

High Impedance

Q Channel

Gm

Gm

Vo

VB1,I+

VB1,I-

VB1,Q+

VB1,Q-

VB1,I+

VB1,I-

VB1,Q+

VB1,Q-

(c)

(a) (b)

I Channel

Vi

RF2

RF2

Fig. 5.8 a AC-coupled 4-path tunable receiver and its operation for RF signal, b BB signals andc its functional view to model the gain response

90 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 101: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

If RF2 is small, the voltage sampling at Ci during each LO cycle will be leaked tothe ground through RF2, or coupled with other states at the output Vo. The effect ofcharge leakage or sharing will decrease both the BB and RF gains. In the proposedgain-boosted SC network, however, there is no such a problem since the chargestored at the capacitors is constant. Thus, this architecture has smaller gain than thegain-boosted N-path SC network under a finite feedback resistor with all otherparameters unchanged. In a similar way, the AC-coupled N-path tunable receiverblocks the DC response, since at DC the charge stored at the capacitors Ci hasinfinite time to disappear.

5.3.3 Function-Reuse Receiver Embedding a Gain-BoostedN-Path SC Network

Unlike the AC-coupled N-path tunable LNA, the proposed function-reuse receiverwith a gain-boosted 4-path SC network (Fig. 5.9a) separates the output of each gain

VRF

Rs4Gm

4-Path SC Network

Buf4Gm

RF3 /4

Gm VB2,I+

VB1,I+

Gm VB2,I-VB1,I-

Ci

Ci

Co

CoLO1

LO3

RF3

RF3

Virtual Blocks

High Impedance

Q Channel

I Channel

Q ChannelQ Channel

Common-Mode RF Signal Differential BB Signal

Common-Mode RF Signal BA C

Vi

Gm VB2,I+

Ci

Gm VB2,I-

Ci

VB1,I+

VB1,I-

Co

Co

Vo

I ChannelLO1

LO3

Vi

Gm VB2,I+

Ci

Gm VB2,I-

Ci

VB1,I+

VB1,I-

Co

Co

Vo

I ChannelLO1

LO3

Virtual ground

(c)

(a) (b)

VRF

Rs

VRF

Rs

Vi Vo

Fig. 5.9 a Function-reuse receiver embedding a gain-boosted 4-path SC network and its operationfor RF signal, b BB signals and c its functional view to model the gain response. For simplicity,the front-end gain stage 4Gm and its 4-path SC network follow the structure of Fig. 4b

5.3 Gain-Boosted N-Path SC Networks 91

Page 102: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

stage Gm (Gm has a transconductance of gm3, output resistance of 4RL, and feedbackresistor of RF3) with capacitor Co that is an open circuit at BB. The I/Q BB signalsat VB1,I± and VB1,Q± are further amplified along the Path C (Fig. 5.9b) by each Gm

stage. With the memory effect of the capacitors, the functional view of the gainresponse is shown in Fig. 5.9c. In order to achieve current-reuse between theRF LNA and BB amplifiers without increasing the supply, the circuit published in[10] with an active mixer has a similar function. However, the BB NF behavior andthe RF filtering behavior are different from the N-path passive mixer applied herethat is at the feedback path. For the BB amplifiers, it is one Gm with one RF3,balancing the BB gain and OB-IIP3. After considering that the BB amplifiers havebeen absorbed in the LNA, the I/Q passive mixers and capacitors absorbed by the 4-path SC network, the blocks after the LNA can be assumed virtual. These virtualblocks reduce the power, area and NF. Similar to the AC-coupled N-path tunableLNA, with a relative small RF3, the voltage sampling at Ci in different phases willeither leak to the ground, or couple with each other, lowering the BB and RF gains.

To validate the above analysis, the gain and noise performances under twosets of RF3 are simulated. Here, the virtual blocks in Fig. 5.9c are implementedwith physical transistors and capacitors for the BB amplifiers and the mixerswhile the buffer is ideal. Thus, the power of the modeled receiver is at least2 × larger than the proposed receiver. For the IB BB gain at VB2,I± (VB2,Q±)between the proposed function-reuse receiver and its functional view, the dif-ference is only 1 dB at a large RF3 of 150 kΩ (Fig. 5.10a). For a small RF3, thegain error goes up to 2 dB (Fig. 5.10b), which is due to the gain differencebetween the model of the N-path tunable LNA (Fig. 5.9c) and the implemen-tation of the function-reuse receiver that has AC-coupling. For the NF difference(ΔNF), with a large (small) RF3, it is *0.8 dB (3.5 dB) as compared inFig. 5.11a, b. This is due to the lower gain at the LNA’s output, forcing theinput-referred noise from the downconversion passive mixers and the BBamplifiers to increase with a small RF3. Either with a small or large RF3, it isnoteworthy that the variation of BB NF is small (i.e. for RF3 = 20 kΩ it is3.6 dB while for RF3 = 150 kΩ it is 3.4 dB), because the BB NTF has a weakrelation with RF3. It also indicates that the BB NTF is weakly related with the

-10

10

30

50

0 20 40 60 80 100

BB Frequency (MHz)

BB

Gai

n (

dB

)

-10

10

30

0 20 40 60 80 100

BB Frequency (MHz)

BB

Gai

n (

dB

)

Large RF3 = 150 k SmallRF3 = 20 k

Function-Reuse Receiver

Its Functional View

(a) (b)

Function-Reuse Receiver

Its Functional View

Fig. 5.10 Simulated BB gain response of the function-reuse receiver and its functional view witha a large RF3 and b a small RF3

92 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 103: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

gain at the LNA’s output, which is dissimilar to the usual receiver where the NFshould be small when the LNA’s gain is large. Similarly, the NF at the LNA’soutput (now shown) can be larger than that at BB due to the different NTFs.The BB gain and the output noise at VB2,I± (VB2,Q±) are further discussed inAppendix B.

For the RF gain at Vo, the simulations results are shown in Fig. 5.12a for thethree realizations. With relatively small feedback resistors RF1 = 5 kΩ,

0 2 4 6 8 10

BB Frequency (MHz)

3

4

5

6

7B

B N

F (

dB

)

ΔNF

Large RF3 = 150 kΔNF = 0.8 dB

0 2 4 6 8

BB Frequency (MHz)10

2

4

6

8

10

12

14

BB

NF

(d

B)

ΔNF

Small RF3 = 20 k

ΔNF = 3.5 dB

(a) (b)

Function-Reuse Receiver

Its Functional View

Function-Reuse Receiver

Its Functional View

Fig. 5.11 Simulated BB NF of the function-reuse receiver and its functional view with a a largeRF3 and b a small RF3

0.2 0.4 0.6 0.8 1

Gai

n a

t V

o (

dB

)

RF Frequency (GHz)

0

20

-20

AC-Coupled N-Path Tunable Receiver

2nd harmonic

380 390 400 410 420

RF Frequency (MHz)

3

4

5

6

7

NF

(d

B)

0.2 0.4 0.6 0.8 1

RF Frequency (GHz)

-20

0

20

Gai

n a

t V

o (

dB

) RF3 = 150 kRF3 = 20 k

(a) (b)

(c)

~26 dB

Function-Reuse Receiver

N-Path Tunable Receiver

~10 dBFunction-Reuse

Receiver

Function-Reuse Receiver w/ RF3 = 150 k

N-Path Tunable Receiver

AC-Coupled N-Path Tunable Receiver

AC-Coupled N-Path Tunable Receiver

Function-Reuse Receiver w/RF3 = 20 k

Fig. 5.12 Simulated a, b RF gain responses at VO and c RF NF at VO for the three architectures:4-path tunable receiver, AC-coupled 4-path tunable receiver and function-reuse receiver with again-boosted 4-path SC network. The simulation parameters are RL = 800 Ω, Rs = 50 Ω,gm1 = 4gm2 = 4gm3 = 20.55 mS, Ci = 12.5 pF, fs = 400 MHz, RF1 = 5 kΩ and RF2 = 20 kΩ

5.3 Gain-Boosted N-Path SC Networks 93

Page 104: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

RF2 = RF3 = 20 kΩ, the function-reuse receiver has about 10 dB smaller IB gainthan the other two. Also, there is a gain response appearing at the 2nd har-monic, which is due to the single-ended realization. The IB gain loss of thefunction-reuse receiver can be compensated by increasing RF3 from 20 to150 kΩ, with all other parameters unchanged. The corresponding RF gainresponses are plotted in Fig. 5.12b. All results are consistent to each other (andthis is also true for the BB gain). The NFs at the LNA’s output Vo are plottedin Fig. 5.12c. With a small RF1-3, the RF NF of the function-reuse receiver ishigher due to a lower IB gain (the RF NF is also much higher than the BB NF,as shown in Fig. 5.11b). However, with a large RF3, the RF NF for the threearchitectures is almost equal since they have similar RF and BB gains as shownin Fig. 5.12a, b. From Figs. 5.11 and 5.12, it can be conclude that, although theRF gain of the function-reuse receiver has *10 dB difference, the difference inthe BB NF is small (0.2 dB). However, for the functional view model, theBB NF has about 2-dB difference. The NTF from the RF input to the LNA’soutput Vo can be derived similarly to [11] by LPTV analysis.

5.4 Low-Voltage Current-Reuse VCO-Filter

In order to further optimize the power, the VCO is designed to current-reusewith the BB complex low-IF filter (Fig. 5.13). The negative transconductor ofthe VCO is divided into multiple Mv cells. The aim is to distribute the biascurrent of the VCO to all BB gain stages (A1, A2…A18) that implement the BBfilter. For the VCO, MV operates at the frequency of 2fs or 4fs for a div-by-2 ordiv-by-4 circuit. Thus, the VCO signal leaked to the source nodes of MV (VF1,I

+, VF1,I-) is pushed to very high frequencies (4 fs or 8 fs) and can be easilyfiltered by the BB capacitors. For the filter’s gain stages such as A1, Mb (gMb) isloaded by an impedance of *1/2gMv when Lp can be considered as a shortcircuit at BB. Thus, A1 has a ratio-based voltage gain of roughly gMb/gMv, or asgiven by 4TgMb/GmT, where GmT is the total transconductance for the VCOtank. The latter shows how the distribution factor T can enlarge the BB gain,but is a tradeoff with its input-referred noise and can add more layout parasiticsto Vvcop,n (i.e., narrower VCO’s tuning range). The –R cell using cross-coupledtransistors is added at VF1,I+ and VF1,I− to boost the BB gain without loss ofvoltage headroom. For the BB complex poles, A2,5 and Cf1 determine the realpart while A3,6 and Cf1 yield the imaginary part. There are 3 similar stagescascaded for higher channel selectivity and image rejection ratio (IRR). Rblk andCblk were added to avoid the large input capacitance of A1,4 from degrading thegain of the front-end.

94 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 105: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

5.5 Experimental Results

Two versions of the multi-ISM-band sub-GHz ZigBee receiver were fabricated in65-nm CMOS (Fig. 5.14) and optimized with a single 0.5-V supply. With (without)the LC tank for the VCO, the die area is 0.2 mm2 (0.1 mm2). Since the measure-ment results of both are similar, only those measured with VCO in Fig. 5.15a–d arereported here. From 433 to 960 MHz, the measured BB gain is 50 ± 2 dB.Following the linearity test profile of [20], two tones at [fs + 12 MHz, fs + 22 MHz]are applied, measuring an OB-IIP3 of –20.5 ± 1.5 dBm at the maximum gain.The IRR is 20.5 ± 0.5 dB due to the low-Q of the VCO-filter. The IIP3 is mainlylimited by the VCO-filter. The measured NF is 8.1 ± 0.6 dB. Since the VCO iscurrent-reuse with the filter, it is interesting to study its phase noise with the BBsignal amplitude. For negligible phase noise degradation, the BB signal swingshould be <60 mVpp, which can be managed by variable gain control. If a 60-mVpp

BB signal is insufficient for demodulation, a simple gain stage (e.g., inverteramplifier) can be added after the filter to enlarge the gain and output swing. Thetotal power of the receiver is 1.15 mW (0.3 mW for the LNA + BB amplifiers and0.65 mW for VCO-filter and 0.2 mW for the divider), while the phase noise is –117.4 ± 1.7 dBc/Hz at 3.5-MHz frequency offset. The S11 is below –8 dB across the

Cvar

LP

0.5 VLC VCO with

distributed Mv

cells as the loads of A1, A2...A 18

-R Cell

Mv MvMvMv

Mb Mb

4÷2

4÷2 ÷2

4

860 ~ 960 MHz fs

430 ~ 480 MHz fs

VVCOp VVCOnVVar

Mv Cellfor A4-6

Mv Cell for A1-3

Mv Cellfor A13-15

Mv Cellfor A16-18

Mv Cellfor A10-12

Mv Cellfor A7-9

VF1,I+ VF1,I-

A1-3

Rblk Cblk

VB2,I+

VB2,I-

VB2,Q+

VB2,Q-

A1

A4 A5

VF1,I+

VF1,I-

VF1,Q+

VF1,Q-

Complex Low-IF gm -C Filter

1st Complex Pole

2nd & 3rd

Poles

Cf1

Cf1

A6 A3

A2

Fig. 5.13 Proposed low-voltage current-reuse VCO-filter

5.5 Experimental Results 95

Page 106: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

whole band. The asymmetric IF response shows 24-dB (41-dB) rejection at theadjacent (alternate) channel.

To study the RF filtering behavior, the P1dB and blocker NF are measured. Forthe in-band signal, the P1dB is –55 dBm while with a frequency offset frequency of20 MHz, it increases to –35 dBm, which is mainly due to the double-RF filtering(Fig. 5.16a). For an offset frequency of 60 MHz, the P1dB is –20 dBm, limited bythe current-reuse VCO-filter. For the blocker NF, with a single tone at 50 MHz, theblocker NF is almost unchanged for the blocker ≤35 dBm. With a blocker power of–20 dBm, the NF is increased to *14 dB (Fig. 5.16b).

The chip summary and performance benchmarks are given in Table 5.1, where[15] and [20] are current-reuse architectures while [14] is the classical cascadearchitecture with ULV supply for energy harvesting. For this work, the resultsmeasured under an external LO are also included for completeness. In both cases,this work succeeds in advancing the power and area efficiencies with multi-bandconvergence, while achieving tunable S11 with zero external components.Particularly, when comparing with the most recent ULV design [14], this worksaves more than 10× of area while supporting multi-band operation with zeroexternal components.

Fig. 5.14 Chip micrograph of the function-reuse receiver with a LC-tank for the VCO (left) andwithout it (right)

96 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 107: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

-27

-25

-23

-21

-19

-17

-15

0

10

20

30

40

50

60

400 600 800 1000

RF Frequency (GHz)

Gai

n, N

F, I

RR

(d

B)

OB

-IIP

3 (d

Bm

)

Gain

OB-IIP3

IRRNF

-125

-120

-115

-110

-10

-8

-6

-4

-2

0

2

400 600 800 1000

RF Frequency (GHz)

Power

S11

VCO Phase Noise @ 3.5MHz

Po

wer

(m

W),

S11

(d

B)

Ph

ase

No

ise

(dB

c/H

z)

8

28

48

0 5 10-5-10BB Frequency (MHz)

Gai

n R

esp

on

se (

dB

)

AC-coupled

fLO=860MHz

860M

Hz

915M

Hz

960M

Hz

433M

Hz

-125

-120

-115

-110

-105

-100

10 60 110

Ph

ase

No

ise

(dB

c/H

z)

BB Signal Swing (mVpp)

VCO Phase Noise @ 3.5MHz

fLO=860MHz86

0MH

z91

5MH

z96

0MH

z

433M

Hz

(a) (b)

(c) (d)

Fig. 5.15 Measured key performance metrics: a gain, NF, IRR and OB-IIP3. b VCO phase noiseversus BB signal swing. c S11, power and VCO phase @ 3.5-MHz offset. d BB complex gainresponse centered at –2-MHz IF

5

10

15

20

-55 -45 -35 -25 -15-65

-55

-45

-35

-25

-15

0 20 40 60 80 100

Offset Frequency (MHz)

P1d

B (d

Bm

)

Input Power (dBm)

Blo

cker

NF

(d

B)

-35 dBm

-20 dBm

-55 dBm

14 dB

(a) (b)

Fig. 5.16 Measured a P1 dB versus input offset frequency and b blocker NF versus input power

5.5 Experimental Results 97

Page 108: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Tab

le5.1

Performance

summaryandbenchm

arkwith

thestate-of-the-art

Thiswork

ISSC

C’13[15]

(w/VCO)

ISSC

C’13[14]

JSSC

’10[20]

App

lication

433/86

0/91

5/96

0MHz

(ZigBee/IEEE80

2.15

.4c/d)

2.4GHz(ZigBee/IEEE

802.15

.4)

2.4GHz(EnergyHarvesting)

2.4GHz(ZigBee/IEEE

802.15

.4)

Architecture

Functio

n-reuseRFfron

t-end+N-path

tunableLNA

+Current-reuse

VCO-filter

Blix

er+Hyb

rid

Filter+PassiveRC-CRFilter

+LC

VCO

CG

LNA

+Passive

mixers+N-PathSC

IFfilter+

LCVCO

LNA-M

ixer-V

CO

mergedcell+Com

plex

filter

BB

Filter

3Com

plex

poles

1Biquad,

4Com

plex

poles

2Realpo

les

3Com

plex

poles

Inpu

tmatching

techniqu

eOn-chip

N-pathSC

(tun

able

byLO,

high

Q)

On-chip

LC(fixed,

low

Q)

Off-chipLC

(fixed,

low

Q)

Off-chipLC(fixed,

high

Q)

External

compo

nents

zero

zero

2Caps,1Indu

ctor

1Caps,1Indu

ctor

Inpu

tmatching

BW

and

tunability

433–

960MHz(tun

able

byLO)

2.25

–3.55

GHz(fixed)

*2–2.6GHz(fixed)

2.3–

2.6GHz(fixed)

Activearea

(mm

2 )0.2(*0.1)

0.3

2.5

0.35

Power

(mW)@VDD

1.15

±0.05

@0.5V

2.7@

0.6/1.2V

1.6@

0.3V

3.6@

1.2V

Gain(dB)

50±2(151

±3)

5583

75

NF(dB)

8.1±0.6(18±1)

96.1

9

OB-IIP3(dBm)

–20

.5±1.5(1–23

±1)

–6

–21

.5–12

.5

IRR

(dB)

20.5

±0.5(121

±0.5)

28N/A

35

VCO

phase

noise(dBc/Hz)

–11

7.4±1.7@

3.5MHz

–11

5@

3.5MHz

–11

2@

1MHz

–11

6@

3.5MHz

Techn

olog

y65

nmCMOS

65nm

CMOS

65nm

CMOS

90nm

CMOS

1 Resultsmeasuredfrom

thetestkitthat

hasno

VCO

98 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 109: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

5.6 Conclusions

A function-reuse receiver embedding a gain-boosted N-path SC network has beenproposed to realize a sub-GHz multi-ISM-band ULP ZigBee radio at a single 0.5-Vsupply. The featured improvements are fourfold: (1) unlike the usual receiverconcept that is based on cascade of blocks, this receiver reuses one set of amplifiersfor concurrent RF and BB amplification by arranging an N-path SC network in thefeedback loop. Interestingly, this scheme decouples the BB STF (or NTF) from itsRF STF (or NTF), allowing a lower BB NTF possible while saving power and area.This new receiver concept is good foundation for a deeper exploration of the topic.(2) The output BB NTF due to Rsw and RF are greatly reduced, lowering therequired size of the mixer switches and LO power. (3) Double-RF filtering isperformed with one N-path SC network, improving the OB-IIP3 and tolerability ofOB blockers. (4) A current-reuse VCO-filter further optimizes the power at just0.5 V. All of these characteristics affirm the receiver as a potential candidate foremerging ULP radios of IoT applications that should support multi-band operation,being friendly to a single ULV supply allowing energy harvesting, and compactenough to save cost in nanoscale CMOS.

Appendix A: Output-Noise PSD at BB for the N-PathTunable Receiver

The derivation of the output-noise PSD at BB due to RS, 4Gm, Rsw and RF1 ispresented here. The model used to obtain the NTFs is shown in Fig. 5.17. For alloutput-noise PSDs, there are two parts: one is the direct transfer from input RF toBB, while another is from harmonics folding noise. For the latter, increasing thepath number N can reduce such contribution. The differential output-noise PSD for

Ci

Rs

LO1

Rsw

CiLO4

4Gm

Vn,RS

Vn,sw

Vn,RF1 RF1

Vn,gm1

VB1

VB4

Fig. 5.17 Equivalent noise model of the N-path tunable receiver (Fig. 5.3d) for BB output-noisePSD calculation and simulation. N = 4 is used. The noise sources gm1 and RF1 from the 4Gm areexplicitly shown

5.6 Conclusions 99

Page 110: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Rs, 4Gm, Rsw and RF1 with V2n;RS

¼ 4KTRs, V2n;4Gm ¼ 4KT=gm1

, V2n;Rsw ¼ 4KTRsw

and V2n;RF1

¼ 4KTRF1 are given as (A.1)–(A.4),

V2n;out;RS

¼ H�1;RS jxð ÞVn;RS jxþ xsð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part A

þX1

n¼�1;n6¼�1

Hn;RS jxð ÞVn;RS j x� nxsð Þð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part B

8>>>><>>>>:

9>>>>=>>>>;

� 4

ðA:1Þ

V2n;out;4Gm ¼ H�1;4Gm jxð ÞVn;4Gm jxþ xsð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part A

þX1

n¼�1;n6¼�1

Hn;4Gm jxð ÞVn;4Gm j x� nxsð Þð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part B

8>>>><>>>>:

9>>>>=>>>>;

� 4

ðA:2Þ

V2n;out;Rsw

¼ H�1;Rsw jxð ÞVn;Rsw jxþ xsð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part A

þX1

n¼�1;n 6¼�1

Hn;Rsw jxð ÞVn;Rsw j x� nxsð Þð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part B

8>>>><>>>>:

9>>>>=>>>>;

� 4

ðA:3Þ

V2n;out;RF1

¼ H�1;RF1 jxð ÞVn;RF1 jxþ xsð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}Part A

þX1

n¼�1;n 6¼�1

Hn;RF1 jxð ÞVn;RF1 j x� nxsð Þð Þ�� ��2|fflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl{zfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflfflffl}

Part B

8>>>><>>>>:

9>>>>=>>>>;

� 4

ðA:4Þ

For the above NTFs, the even order terms (including zero) of n are excluded.The single-ended HTFs for RS, 4Gm, Rsw and RF1 are Hn;RS jxð Þ;Hn;4Gm jxð Þ;Hn;Rsw jxð Þ andHn;RF1 jxð Þ, respectively. Further details were covered in [11].

Appendix B: Derivation and Modeling of BB Gainand Output Noise for the Function-Reuse Receiver

When considering the memory effect of the capacitor Ci and Co with RF3 suffi-ciently large, the voltages (i.e., the circuit states) at Ci are independent [19]. In thesteady-state, around the clock frequency, the voltages sampling at Ci are υCi(t),jυCi(t), –υCi(t), –jυCi(t), while the voltage sampling at Co is υCO(t), jυCO(t), –υCO(t),

100 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 111: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

–jυCO(t), for LO1–4, respectively. When LO1 is high (K = 1), linear analysis showsthe following state-space description for capacitor Ci,

CidtCi tð Þdt ¼ tB1;Iþ tð Þ þ tB1;I� tð Þ þ tB1;Qþ tð Þ þ tB1;Q� tð Þ� �

gm3

þtB1;Q� tð ÞÞgm3

þ tB2;Iþ tð Þ þ tB2;I� tð Þ þ tB2;Qþ tð Þ� �þtB2;Q� tð Þ� 1

4RL

8>>>>><>>>>>:tRF tð Þ � tCi tð Þ

Rs¼ Cidt tð Þ

dt

ti tð Þ ¼ tCi tð Þ þ to tð Þ þ RswCidt tð Þ

dtti tð Þ � tB1;Iþ tð Þ ¼ tCi tð Þti tð Þ � tB1;I� tð Þ ¼ �tCi tð Þti tð Þ � tB1;Qþ tð Þ ¼ jtCi tð Þti tð Þ � tB1;Q� tð Þ ¼ �jtCi tð Þto tð Þ þ tco tð Þ ¼ tB2;Iþ tð Þto tð Þ � tco tð Þ ¼ tB2;I� tð Þto tð Þ þ jtco tð Þ ¼ tB2;Qþ tð Þto tð Þ � jtco tð Þ ¼ tB2;Q� tð Þ

8>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>><>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>:

ðB:1Þ

Equation (B.1) can be simplified similar to (5.1). Likewise, when LO1 is low, itcan be described by (5.4). Thus, it has the same BB HTFs as in gain-boosted N-pathSC network [shown also in (5.8)].

Q Channel

Vi

Gm VB2,I+

Ci

Gm VB2,I-

Ci

VB1,I+

VB1,I-

Co

Co

Vo

I Channel

LO1

LO3

GmBuf

GmBuf

VB3,I+

VB3,Q+

VB3,I-

VB3,Q-

Co

Co

VRF

Rs

Fig. 5.18 Schematic tomodel the BB NF of thefunctional-reuse receiver atVB2,I±

Appendix B: Derivation and Modeling of BB Gain and Output Noise … 101

Page 112: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

The BB NF at VB2,I± (VB2,Q±) is approximately modeled in Fig. 5.18.The BB output noise at VB1,I± (VB1,Q±) are further amplified by two separate BBamplifiers, while in the function-reuse receiver they are amplified by the sameBB amplifiers. From simulations, with a large RF3, the model has a goodaccuracy, while for a small RF3, the error increases for the low-frequencypart. This is because the BB gain at VB1,I± (VB1,Q±) gets smaller under a smallRF3, and the independent noise sources from the model’s Gm contribute addi-tional noise (Fig. 5.19a, b). The function-reuse receiver has a smaller NF andrequires lower power than the separated Gm situation. For the BB gain, thismodel has a high accuracy (not shown).

References

1. J.A. Stankovic, Research directions for the internet of things. IEEE Int. Things J. 1(1), 3–9(2014)

2. A. Zanella, N. Bui, A. Castellani, L. Vangelista, M. Zorzi, Internet of things for smart cities.IEEE Int. Things J. 1(1), 22–32 (2014)

3. Pike Research on Smart Cities. [Online]. http://www.pikeresearch.com/research/smart-cities4. J. Sinderen, G. Jong, F. Leong, et al., Wideband UHF ISM-Band transceiver supporting

multichannel reception and DSSS modulation. ISSCC Dig. Tech. Papers, pp. 454–455, Feb.2013

5. A. Wong, M. Dawkins, G. Devita, et al., A 1 V 5 mA multimode IEEE 802.15.6/bluetoothlow-energy WBAN transceiver for biotelemetry applications. ISSCC Dig. Tech. Papers,pp. 300–301, Feb. 2012

6. B.W. Cook, A. Berny, A. Molnar, S. Lanzisera, K. Pister, Low-power, 2.4-GHz transceiverwith passive RX front-end and 400-mV supply. IEEE J. Solid-State Circ. 41, 2767–2775(2006)

7. Z. Lin, P.-I. Mak, R.P. Martins, A 0.14-mm2 1.4-mW 59.4-dB-SFDR 2.4 GHz ZigBee/WPANreceiver exploiting a ‘Split-LNTA + 50 % LO’ topology in 65-nm CMOS. IEEE Trans.Microw. Theory Techn. 62(7), 1525–1534 (2014)

8. A. Mirzaei, H. Darabi, Analysis of imperfections on performance of 4-phasepassive-mixer-based high-Q bandpass filters in SAW-less receivers. IEEE Trans. Circ. Syst.I, Reg. Pap. 58(5), 879–892 (2011)

BB

NF

(d

B)

3.4

3.6

3.8

4

0 2 4 6 8 10

BB Frequency (MHz)

BB

NF

(d

B)

Large RF3 = 150k

3

4

5

6

7

8

0 2 4 6 8 10

BB Frequency (MHz)

Small RF3 = 20k

Model

Function-Reuse Receiver Function-Reuse Receiver

Model

(a) (b)

Fig. 5.19 Simulated BB NF from the model and functional-reuse receiver with a a small RF3 andb a larger RF3

102 5 A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse …

Page 113: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

9. A. Ghaffari, E. Klumperink, M. Soer, B. Nauta, Tunable High-Q N-path band-pass filters:modeling and verification. IEEE J. Solid-State Circ. 46(5), 998–1010 (2011)

10. J. Han, R. Gharpurey, Recursive receiver down-converters with multiband feedback andgain-reuse. IEEE J. Solid-State Circ. 43, 1119–1131 (2008)

11. Z. Lin, P.-I. Mak, R.P. Martins, Analysis and modeling of a gain-boosted N-pathswitched-capacitor bandpass filter. IEEE Trans. Circ. Syst. I, Reg. Pap. 9, 2560–2568 (2014)

12. Z. Lin, P.-I. Mak, R. P. Martins, A 0.5 V 1.15 mW 0.2 mm2 Sub-GHz ZigBee receiversupporting 433/860/915/960 MHz ISM bands with zero external components. ISSCC Dig.Tech. Papers, pp. 164–165, Feb. 2014

13. F. Zhang, Y. Miyahara, B. Otis, Design of a 300-mV 2.4-GHz receiver usingtransformer-coupled techniques. IEEE J. Solid-State Circ. 48, 3190–3205 (2013)

14. F. Zhang, K. Wang, J. Koo, Y. Miyahara, B. Otis, A 1.6 mW 300 mV supply 2.4-GHzreceiver with –94 dBm sensitivity for energy-harvesting applications. ISSCC Dig. Tech.Papers, pp. 456–457, Feb. 2013

15. Z. Lin, P.-I. Mak, R.P. Martins, A 1.7 mW 0.22 mm2 2.4 GHz ZigBee RX exploiting acurrent-reuse blixer + Hybrid filter topology in 65 nm CMOS. ISSCC Dig. Tech. Papers,pp. 448–449, Feb. 2013

16. Z. Lin, P.-I. Mak, R.P. Martins, A 2.4-GHz ZigBee receiver exploiting anRF-to-BB-current-reuse blixer + hybrid filter toploly in 65-nm CMOS. IEEE J. Solid-StateCirc. 49, 1333–1344 (2014)

17. C. Andrews, A. Molnar, Implications of passive mixer transparency for impedance matchingand noise figure in passive mixer-first receivers. IEEE Trans. Circ. Syst. I, Reg. Pap. 57,3092–3103 (2010)

18. C. Andrews, A. Molnar, A passive mixer-first receiver with digitally controlled and widelytunable RF interface. IEEE J. Solid-State Circ. 45, 2696–2708 (2010)

19. M. Soer, E. Klumperink, P. de Boer, F. van Vliet, B. Nauta, Unified frequency domainanalysis of switched-series-RC passive mixers and samplers. IEEE Trans. Circ. Syst. I, Reg.Pap. 57(10), 2618–2631 (2010)

20. M. Tedeschi, A. Liscidini, R. Castello, Low-power quadrature receivers for ZigBee (IEEE802.15.4) applications. IEEE J. Solid-State Circ. 45, 1710–1719 (2010)

References 103

Page 114: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Chapter 6Conclusion

6.1 General Conclusions

In Chap. 1, the motivations of ULP and ULC short-range radios have been studied,followed by the general definition of short-range wireless communications. Threepopular short-range wireless standards for ULP and ULC applications have beenbriefly reviewed, and their pros and cons have been analyzed and compared. Theconclusion is that for ULP applications, the RX should meet similar metrics. Afterthat, the design considerations of ULP and ULC short-range wireless RXs werediscussed, which included the supply voltage, carrier frequency and the selection ofNB versus UWB. Finally, the main targets and organization of the book werepresented.

In Chap. 2, a 2.4-GHz RX using a split-LNTA + 50 %-duty-cycle LO has beenproposed. When there is 6-dB passive pre-gain, the split-LNTA shows only <1 dBhigher NF when compared with the typical RX that uses a single-LNA + 25 %-duty-cycle LO. Thus, it should be a promising ULP architecture since the 50 %-duty-cycle I/Q LO can be implemented with a low-power two stages RC-CR net-work without using a power-hungry frequency divider or other logics to generate a25 %-duty-cycle I/Q LO. Besides, a capacitive impedance-boosted technique wasused to connect the passive network to the VCO tank without degrading its Q, andtherefore saving the VCO’s power. The RX fabricated in 65-nm CMOS exhibits32-dB voltage gain, 8.8-dB NF and −7-dBm OB IIP3 that correspond to 59.4-dBspurious-free dynamic range. The VCO measures −111.4-dBc phase noise at 3.5-MHz offset. The achieved power (1.4 mW) and area (0.14 mm2) efficiencies arefavorably comparable with the state-of-the-art.

In Chap. 3, an extensive RF-to-BB current-reuse 2.4-GHz RX was described.It reuses the bias current among the RF balun-LNA, the double-balanced activemixer and the BB 3rd-order current-mode hybrid filter for channel selection.

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2_6

105

Page 115: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

As such, those out-of-band blockers are heavily filtered in the current mode beforeinducing large distortion at the output, improving OB IIP3. It also benefits theimage rejection, which can be realized by a high-order passive RC-CR networkinstead of high-order active complex filter that is more power hungry. The high IRRrelaxes the LO phase error to *4°, saving the LO’s power. Together with anLO-amplitude optimization technique, an in-band noise-shaping technique for thecurrent-mode filter, and a low-Q tapped-capacitor pre-gain technique in the LNAinput, the RX measures 8.5-dB NF, 57-dB gain and −6-dBm IIP3 out-band at 1.7-mW power and 0.24-mm2 die size. The S11-bandwidth (<–10 dB) covers 2.25–3.55 GHz being robust to packaging variations. Most performance metrics comparefavorably with the prior art.

In Chap. 4, the analysis, modeling and design of a novel GB-BPF weredescribed. First, the RF gain, input impedance, filter bandwidth and ultimate filterrejection were analyzed using an ideal RLC model. It was shown that both powerand area efficiencies are improved when compared with the traditional passiveN-path filter due to the loop gain offered by gain-boosting. Then, the R, L, and Cexpressions are derived with LPTV analysis. The harmonic selectivity, harmonicfolding and output noise are also analyzed in the same way and verified by sim-ulations. It was shown that the switches’ noise is notched at the output, benefittingthe use of small switches for the SC branch, saving the LO’s power withoutsacrificing the selectivity. Furthermore, an intuitive equivalent circuit to model thein-band gain is given. Finally, a design example of a 4-path GB-BPF is simulated. Itshows >11-dB gain, <2.3-dB NF over 0.5–2 GHz RF, and +21-dBm out-of-bandIIP3 at 150-MHz offset, at just 7-mW power. The developed models backupthe analysis of the ULP receiver for multi-band sub-GHz ZigBee applications inChap. 5.

In Chap. 5, a function-reuse RX with an embedded gain-boosted N-path SCnetwork embedded in the LNA is proposed. It realized a sub-GHz multi-ISM-bandULP ZigBee receiver at a single 0.5-V supply. Unlike the current-reuse technique inChap. 3, the function-reuse RX can fully reuse the bias current without stackingdevices and thus can be implemented at a low supply voltage. The embeddedgain-boosted N-path SC network preserves all benefits of the GB-BPF that wasdiscussed in Chap. 4. Besides, the exact expressions of STF and NTF at BB arederived following the analysis of Chap. 4. Due to the lack of intuition for such ananalysis, an intuitive functional view is given to model the BB gain. Also, theBB NF and RF NF are studied by simulations, showing an interesting property ofthis architecture. That is, the BB NF can be smaller than the RF NF. This can beexplained by considering that the BB output noise (or gain) is concurrentlyachieved with the RF output noise (or gain). The BB output noise due to Rsw (=30Ω) and RF (=5 kΩ) are also studied by simulations, showing that they contributewith much less noise than that of the source resistance Rs and the transconductancestage Gm. Thus, it would be possible to utilize mixer switches of small size withoutdegrading the BB NF, saving the LO power. To further optimize the power, alow-voltage current-reuse VCO-filter is proposed. It nullifies the power of the BBcomplex filter. The RX measures 8.1 ± 0.6 dB NF, 50 ± 2 dB gain and—20.5 ± 1.

106 6 Conclusion

Page 116: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

5 dBm out-of-band IIP3 at 1.15 ± 0.05 mW power, at 0.5 V over the four ISMbands. The VCO phase noise is –117.4 ± 1.7 dBc/Hz at 3.5-MHz offset. The 2 MHzIF gain response shows 18-dB (38-dB) rejection at the adjacent (alternate) channel.The active area is 0.2 mm2 in 65-nm CMOS. The small area, very lowsupply-voltage and multi-band LO tunable matching renders this RX as a goodcandidate for emerging ULP and ULC short-range radios for IoT applications. It isalso a promising solution for potential energy harvesting that will lead to autono-mous operation.

6.2 Suggestions for Future Work

ULP and ULC radios are an interesting topic. In this book, the research on suchkind of application is defined which has a stringent requirement in both power andcost. In fact, it can be extended to other kinds of radios design. Hopefully, this bookwill inspire more innovative ideas. Below, some suggestions are given for futurework.

(1) LO generation can consume significant power and area when approachingmulti-band operation. For example, if a universal ULP RX covering the2.4 GHz and sub-GHz ISM bands is required, the VCO tuning range should be57 % if a 2.4-GHz VCO is selected and it is followed by a div-by-4 circuit.Such a wide tuning range should consume more power than the single-banddesign. In fact, from area and tuning range’s viewpoint, a ring oscillatorshould be more attractive. However, to meet the required phase noise, ULPconsumption is still challenging.

(2) The proposed N-path gain-boosted receiver (Chaps. 4 and 5) still has a lot ofunexplored features, even if the BB NF and RF NF can be derived by LPTVanalysis, the expressions still lack of enough intuition. Thus, a quantitativeproof is still missing for the BB NF that can be smaller than the RF NF. Ifpossible, a simple expression for the BB NF and RF NF should be derived.Also, with the simple NF expression, for the given power, the NF can be easilyoptimized.

(3) For the gain-boosted bandpass filter, the filtering profile around the harmonicfrequency is a function of RF, Rsw, Gm, Rs and RL. This means that there aresome combinations which can achieve a smaller peaking or even a notcharound the harmonic frequencies. In fact, this has been proved by Matlabsimulations. How these combinations affect the impedance matching, filterselectivity and NF can be further explored.

(4) For the function-reuse receiver, the BB signal and RF signal exist at the sametime, how the large BB signal affects the small RF signal in terms of IIP3 stillneeds to be studied. Also, the parasitic capacitance from the AC-couplingcapacitors at the input and output of the transconductance stages should belarge, this effect should be considered into the RLC model. Although the

6.1 General Conclusions 107

Page 117: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

intuitive equivalent circuit can model the IB gain and OB rejection, theaccuracy of this model should be enhanced. Thus, to accurately model thiseffect, the mutual coupling from each set of switches should be considered.

108 6 Conclusion

Page 118: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

Index

AAC-coupled N-Path tunable receiver, 89, 91

BBalun low-noise amplifier (Balun-LNA),

35–40, 105Bandpass filter, 8, 58, 83, 84, 107Blocker NF, 96, 97

CCarrier frequency, 5, 6, 105Circuit techniques, 1, 4, 8, 13, 21, 29CMOS, 8, 13, 14, 26, 31, 33, 35, 45, 47, 52,

75, 83, 95, 105, 107Current- and Voltage-Mode operations, 20Current reuse, 33, 83

GGain boosted, 8, 37, 39, 58, 63, 82, 83, 87, 89,

91, 93, 99, 101, 106, 107

HHarmonic folding, 18, 58, 64, 67–72, 76, 106Harmonic mixing, 16Harmonic selectivity, 58, 67, 68, 76, 106Hybrid filter, 35, 38, 40, 42, 44, 52, 105

IImpedance up-conversion matching, 21Input-impedance match, 35, 58Internet of Things (IoT), 1, 13, 81, 99, 107Intuitive equivalent circuit model, 73

LLinear periodically time-variant (LPTV), 58,

63, 76, 78, 83, 85–87, 106, 107

Local oscillator (LO), 8, 13–15, 17–20, 23, 24,31, 34–36, 39, 40, 44–47, 52, 57, 67,72, 75, 76, 82, 87, 89, 91, 96, 105–107

Low-noise amplifier (LNA), 13, 22, 33–35, 39,57, 60, 72, 81, 84, 89, 91, 92, 94, 106

Low-noise transconductance amplifier(LNTA), 13–15, 17–19, 31

MMain targets, 7, 105

NNB versus UWB, 7Noise-canceling, 39, 52Noise-shaping, 36, 40–42, 106N-path, 8, 57–59, 63, 68, 72, 76, 82–84, 87, 91,

106, 107N-path tunable receiver, 83, 84, 88, 91, 99

OOrganization, 8Out-of-band (OB), 28, 57–60, 68, 72, 74, 76,

84, 99, 105–108Output balancing, 37, 39, 40

PPassive mixer, 14–16, 22, 23, 28, 34, 57, 58,

67, 68, 72, 73, 84, 87, 89, 92Polyphase filter (PPF), 36, 42–45Power supply (VDD), 5

RRadio-frequency filtering (RF), 1, 3, 4, 6, 7,

13–15, 17, 19, 22, 23, 28, 33–35, 40,43, 47, 57, 59, 60, 62, 73, 75, 76,81–84, 85, 87–94, 96, 105–107

© Springer International Publishing Switzerland 2016Z. Lin et al., Ultra-Low-Power and Ultra-Low-Cost Short-Range WirelessReceivers in Nanoscale CMOS, Analog Circuits and Signal Processing,DOI 10.1007/978-3-319-21524-2

109

Page 119: Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

RC-CR network, 13, 15, 24–26, 47, 105, 106Receiver, 6, 7, 13–15, 19, 21, 26–28, 31,

33–35, 43, 47–49, 57, 58, 60, 81–84,86, 88, 89, 91–95, 99, 102, 106, 107

SShort-range wireless communications, 1, 105Switched-capacitor (SC), 57–59, 63, 72, 76,

82, 83, 89, 91, 92, 99, 106

TTransconductance amplifier, 13, 58, 76Transimpedance amplifier (TIA), 13, 15, 18,

20, 22, 23, 34, 35

UUltra-low-cost (ULC), 1, 2, 5, 105, 107

Ultra-low-power (ULP), 1–5, 7, 13, 20, 33, 35,38, 48, 52, 58, 76, 81–83, 99, 105–107

Ultra-low-voltage (ULV), 13, 49, 81, 83, 96,99

VVoltage-controlled oscillator (VCO), 13, 15,

19, 24–26, 28, 33, 34, 45, 48, 82,94–98, 105, 107

WWideband input-matching network, 35, 37Wireless personal area network (WPAN), 1,

13, 21, 25, 31

ZZigBee, 2, 4, 6–8, 13, 25, 31, 33, 35, 36, 47,

50, 52, 76, 81, 99, 106

110 Index


Recommended