Lab Oratorio 1

Wednesday, 16-Apr-2014 18:42:45 EDT

Pages created and updated by Terry Sturtevant Date Posted: July 20, 2011

PC/CP120 Digital Electronics Lab

Introduction to Quartus II Software Design using Test Benches for Simulation

(Note: If you have done the previous task which involves "forcing" the inputs for simulation, the first several sectionsof this document are identical. If you saved your previous work, you can skip to the testbench section where thechanges begin.)

In this tutorial, we will show you how you capture the schematic design for the automatic door opener circuit usingAltera Quartus II software.

The ProblemWe are designing a circuit for an automatic door like those you see at supermarkets. The door should open only whena person is detected walking through or when a person presses a switch (such as the wheelchair button) to have thedoor open. The door should only operate if it has been unlocked.

output: f = 1 (Opens Door)inputs

p = 1 Person Detectedh = 1 Switch Holding the Door Openc = 1 Door Closed/Locked

Want door to open whenthe door is unlocked and person walking through (c=0 and p=1)the door is unlocked and the switch is set to hold it open (c=0 and h=1)

I: DriveDuring Labs you will need to save all your work under a directory called CP120 in your Home Directory (driveI:)

To get to your I: or your Home Directory double click on My Computer icon on the desktop.

Under I:\CP120 create the following folders

introtaskproject

Introduction to Quartus II Software (with Test Be... http://denethor.wlu.ca/pc120/quartus_testbench....

1 of 44 16/04/14 17:48

Copy this directory from the I drive to the E drive. There are currently probelms saving files directly to the I drive. Besure to copy your files back to the I drive after you are done.

Getting Started with Altera QuartusLaunch the Altera Quartus software. You should see a screen such as this:

Creating a New projectSelect the File → New Project Wizard; a window like the following will appear.

To select the working directory use the button to browse and select E:\CP120\intro.Name the project DoorOpener. (Note that the next field gets filled in automatically.) Select Finish.Don't uses spaces in file or directory names.


2 of 44 16/04/14 17:48

Creating a new Schematic designSelect File → New - A window as seen in the following picture will open.

Select 'Block Diagram/Schematic File' and press OK.


3 of 44 16/04/14 17:48

This should open a palette where you will design your circuit. This palette is designated Block1.bdf. Save this graphicdesign file as DoorOpener in your "intro" directory. The file will be given the bdf extension; bdf stands for block designfile and contains schematics, symbols or block diagrams.

Adding text

Select the A below the arrow to the left of your Block Diagram/Schematic File window (also known as thepalette).

1.

Select a point near the top left in the window with the left mouse key.2.Type your name and then hit the Enter key.3.Type your project name and then hit the Enter key.4.Type the following equation, f = hc' + pc' , and then hit the Enter key.5.Hit the Esc (escape) key to end text additions.6.


4 of 44 16/04/14 17:48

Adding a Component

Click the library icon.

The Symbol dialog box will appear. This window lists the available Altera libraries as seen in this image.

1.


5 of 44 16/04/14 17:48

Expand the /altera/quartus10.0sp1/quartus/libraries folder, expand the primitives folder and then expand thelogic folder.

2.

In the logic folder, select the and2 component by double clicking on it (or by selecting it with a single click, thenselecting OK).

3.

Click the pointer at the desired location in the Block Diagram/Schematic Editor window to insert the ANDsymbol into the design file.

4.

Repeat these steps to enter an OR (or2) gate and a NOT (not) gate.

(If you wanted to add multiple NOT gates, you could select the Repeat-insert mode box.)

In the same manner that you placed a gate onto the palette, add three input pins and one output pin from the Symbollibraries. Input pins can be found under primitives | pin | inputs. Output pins can be found under primitives | pin |outputs.

Name your input and output pins as you name them in your equation. Double click on the pin name to change itsname.

Rearrange your devices in approximately the placement you would like for the logic diagram you are trying toconstruct. You can move a component by selecting it with your mouse, holding down the left button and moving it toanother location on the palette.

Save your design. It is a good idea to save your design often, just in case something bad happens . Save the bdf filewith the same name as the project.Don't use spaces in any file names.


6 of 44 16/04/14 17:48

Wiring your circuit

Select the orthogonal node tool. Place your pointer on the output of one of the input pins and hold the left mousebutton down. You should see a cross-hairs or + appear at the output.

Drag your pointer to the input of the AND gate. Every time you release the mouse key, the line (wire) ends. If yourwire did not reach the AND gate, you can add to the wire by putting your mouse over an end of the wire and againselecting it with your left mouse button and dragging your mouse to another position.Don't run wires along the edge of a device. This can cause simulation problems.Don't leave inputs and outputs right next to the chips. Make sure you can actually see some wire between them,otherwise you may have simulation problems.

Note: Make sure you do not make the wire too long. If you drag it too far you will see an x; and this is considered anopen connection and your design will not compile.

To delete a wire or a portion of a wire, simply click on it (it should change color to indicate selection) and press thedelete key.

If wires are connected to the component as you are moving it, the wires will drag and stay connected to thecomponent. This is referred to as "rubber banding" and is a feature of all major schematic entry design packages.

(You can turn rubberbanding on and off using the rubberbanding tool. )Add the rest of the wires needed toconnect the logic diagram.

The window should look something like image below. Save your design.


7 of 44 16/04/14 17:48

PrintingWe will not print today. But you will need to know how for your project.

To print, go to File | Print. If you want to change what appears on the printout or how it appears, go to File | PageSetup change print settings. Before printing, you can view what the print will look like by selecting File | Print Preview

Choosing a DeviceThe programmable device which we'll use for our design can be chosen now.

Select Assignments | Device from the pull-down menu.


8 of 44 16/04/14 17:48

Select MAX7000S from the "Family" pull-down list. Select the "Specific device selected" and then chooseEPM7064SLC44-10, which is the device we are using in our lab. Select "OK."


9 of 44 16/04/14 17:48

Circuit CompilationYou will need to compile your design to ensure you do not have any errors in your circuit (e.g. you do not have anyopen connections, etc.)

Click on Processing | Compiler Tool to start compilation. Then click start.


10 of 44 16/04/14 17:48

Circuit SimulationBefore simulating, some preparation is required.

Configure NativeLink settings:

NOTE: This is DONE ONCE PER PROJECT and the information is stored with the project information.Select Assignments | Settings. The Settings dialog box appears.

In the Category list, select EDA Tool Settings | Simulation . The Simulation page appears.In the Tool name list, select ModelSim. [Do not turn on Run gate-level simulation automatically aftercompilation.]Format for output netlist should default to VHDL and the output directory to simulation/modelsim. [Select/enter ifnecessary.]


11 of 44 16/04/14 17:48

Select More EDA Netlist Writer Settings and change the following options:Turn ON Generate netlist for functional simulation only.Enter the Location of user compiled simulation library, e.g. C:/MSim_lib [if necessary].Select OK.


12 of 44 16/04/14 17:48

Select More NativeLink Settings and change the following option:Enter the Location of user compiled simulation library, e.g. C:/MSim_lib [if necessary].Select OK


13 of 44 16/04/14 17:48

Convert the schematic diagram into VHDL code for simulation.

ModelSim requires that the system be specified in an HDL (Hardware Definition Language); we will be usingVHDLHave the schematic open and then select File | Create/Update | Create HDL Design File from Current File.


14 of 44 16/04/14 17:48

In the pop-up window, select file type as VHDL and the file name will show the name and path of the file. TheVHDL file and the BDF file have the same name but different extensions (for example, if your BDF file isexample.bdf, the VHDL file created is example.vhd).


15 of 44 16/04/14 17:48

Add the VHDL file to the project and compile for simulation.

Open the VHDL file using File | Open. Then add it to the project using Project | Add Current File to Project.


16 of 44 16/04/14 17:48

+ Note: The VHDL file has three parts:the library definitions including work where your project will be stored,1.the entity definition which is a wrapper that defines the inputs and outputs to the design component, and2.the architecture which defines what your component does.3.

Remove the BDF file from the project (system can't handle two source files for the same circuit) by selectingProject | Add/Remove Files in Project and then selecting the BDF file and Remove. Note that this does notdelete the file (and we do not want to delete the file). (You don't even need to close it.)


17 of 44 16/04/14 17:48


18 of 44 16/04/14 17:48

Compile the circuit for a functional simulation by selecting Processing | Start | Start Analysis & Elaboration.


19 of 44 16/04/14 17:48

Library CompilationIt may be necessary to compile the libraries for your device family before you simulate.Click on Tools | Launch EDA Simulation Library Compiler.


20 of 44 16/04/14 17:48

The MAX7000S family should already be selected, so click Start Compilation.


21 of 44 16/04/14 17:48

Don't worry if you get any error messages.

Create a testbench to automate your simulation.

You can get Quartus to produce a shell testbench file by selecting Processing | Start | Start Test BenchTemplate Writer.


22 of 44 16/04/14 17:48

There will now be a file in your simulation\modelsim directory. Open it.


23 of 44 16/04/14 17:48

The section near the bottom of the file is where you put statements for your simulation.


24 of 44 16/04/14 17:48

Insert instructions for how you want the inputs to change through the simulation.

Here's an example of the beginning for a very simple simulation:

After making the changes, you need to change the settings to include your testbench.


25 of 44 16/04/14 17:48

Choose a New testbench.


26 of 44 16/04/14 17:48

Give the test bench a name. It doesn't have to be the same as the file name.

Now add the testbench file.


27 of 44 16/04/14 17:48

Select OK to close the New Test Bench Settings window..


28 of 44 16/04/14 17:48

Select OK to close the Test Benches window..

Select OK to close the Settings window..


29 of 44 16/04/14 17:48

Select the VHT file. Then add it to the project using Project | Add Current File to Project.


30 of 44 16/04/14 17:48

Prepare for a functional simulation by selecting Processing | Start | Start Analysis & Elaboration.


31 of 44 16/04/14 17:48

Launch the ModelSim simulator.

Select Tools | Run EDA Simulation Tool | EDA RTL Simulation. ModelSim will display splash screen. ModelSimwill load libraries and compile the project. The transcript pane at the bottom of the screen indicates the scriptsthat have been run (or are running).


32 of 44 16/04/14 17:48

Now your work library will contain two VHDL files; your circuit and your testbench. Select both, and right click tocompile both.


33 of 44 16/04/14 17:48

Select Simulate | Start Simulation to put ModelSim in simulator mode. The Start Simulation Window opens.


34 of 44 16/04/14 17:48

The Start Simulation window contains many tabs. The Design tab lists the designs available for simulation;most are system libraries. At the top of list will be work (default name for the library containing your program),expand work by selecting the '+'. All components in your design will be listed, select the component that is thetestbench.


35 of 44 16/04/14 17:48

Select OK. This will bring up other panes.Then the left hand side of the screen should now contain a sim tab that displays the design units in your circuitand the supporting libraries. When a design unit is selected in the sim tab, the corresponding signals are shownin the objects window on the right hand side of the screen. Signals that are preceded with a plus (+) signindicate a bus (a group of wires with common function).


36 of 44 16/04/14 17:48

Open waveform window and add signals to be simulated.

For each signal that you want to add to the simulation, right click on the signal name in the Objects window andselect Add | To Wave | Selected Signal. Typically, you would want to add all inputs and outputs. A waveformwindow will appear in the work area.


37 of 44 16/04/14 17:48

Alternatively, you can add a range of signals at once by selecting the 1st signal and then, while holding downthe shift key, select the last signal in the range. Then right click in the selected signal region and select Add | ToWave | Selected Signals. A waveform window will appear in the work area.


38 of 44 16/04/14 17:48

When all signals are selected, expand the Wave window.If the Wave window is not floating above the ModelSim main screen, use the top left icon in the wave window toundock the window. Expand the detached window.


39 of 44 16/04/14 17:48

In the tool icons, find the window that contains the period of the signal, e.g. 100ns. Immediately to the right ofthat window will be the run simulation icon (looks like a page with a blue down arrow beside it). Select runsimulation. You should see the inputs that you entered and the outputs from your system on the waveform. Theperiod of the run will correspond to the time in the period window. All signals should be green. If any signals arered, then one or more of the inputs was not specified.


40 of 44 16/04/14 17:48

The output can be zoomed.


41 of 44 16/04/14 17:48

To zoom back out to see the original, you can go to View | Zoom | Zoom Full.


42 of 44 16/04/14 17:48

The waveform can be exported to an image file.

Demonstrate the circuit to the lab demonstrator before you leave.

Copy your directory from the E drive to the I drive. Delete them from the E drive and empty the Recycle Bin so theydon't get used by someone else later.

Resources

To view pdf documents, you can download Adobe Acrobat Reader .

If you need to update a browser, you might try Firefox which is

freeopen source


43 of 44 16/04/14 17:48

contact WLU site index disclaimer privacy office © 2012 Wilfrid Laurier University Laurier Brantford

available for several platforms

Since this page uses cascading style sheets for its layout, it will look best with a browser which supports the specifications as fully as possible.

If you are looking for an office package, with a word processor, spreadsheet, etc., you might try OpenOffice which is

freeopen sourceavailable for several platforms

Go to the main page for the Department of Physics and Computer Science.

Wilfrid Laurier University 75 University Avenue West, Waterloo, Ontario, Canada N2L 3C5

phone: (519) 884-1970


44 of 44 16/04/14 17:48

Date post:	05-May-2017
Category:	Documents
Upload:	soto-porras-erik
View:	219 times
Download:	0 times

Lab Oratorio 1

Documents